Mentor Graphics Acquires Oasys RealTime to Bring RTL Synthesis to its Digital Implementation Flow
WILSONVILLE, Ore., December 17, 2013 — Mentor Graphics Corp. (NASDAQ: MENT) today announced that it has acquired certain assets of Oasys Design Systems, Inc., creator of the Oasys RealTime RTL physical synthesis platform. The Oasys RealTime™ product helps SoC/ASIC design teams to realize improved quality of results and faster turnaround time for today’s complex SoCs, ASICs, and IP blocks. This acquisition aligns with Mentor’s goal to deliver a best-in-class digital implementation platform to address the performance, power and area (PPA) challenges at advanced nodes. Terms of the transaction were not disclosed.
Oasys Design Systems is a privately held company founded by a team of RTL Synthesis veterans with decades of experience delivering successful synthesis products. The Oasys team led by its founders, Paul van Besouw, Johnson Limqueco, and Harm Arts, has created a next-generation RTL physical synthesis technology, which optimizes at a higher level of abstraction. This enables faster turnaround times and the capacity to synthesize the entire top level of the largest designs, all while being physically aware for better correlation with physical design. Its “placement first” synthesis methodology and integrated RTL floorplanning capability enable physical backend issues to be analyzed and addressed at RTL stages before hand-off to the back-end groups for physical design implementation.
“The Oasys team has done an exceptional job in developing an innovative synthesis platform that delivers compelling value at advanced nodes,” said Pravin Madhani, general manager of the Place & Route Division at Mentor Graphics. “Today, the Olympus-SoC netlist-to-GDSII solution is in active use at leading wireless, GPU, networking and set-top box design houses, and has been used to implement some of the largest and most complex SoCs in the industry. With this acquisition, Mentor will deliver a best-in-class RTL-to-GDSII digital implementation platform to our customers.”
“The Oasys RealTime engine is a major advancement in the state of the art of RTL synthesis technology,” said Paul van Besouw, former chairman and chief technology officer at Oasys Design Systems. “RealTime’s ability to handle large designs, unique RTL code placement approach, physical RTL synthesis and integrated floorplanning capabilities helps deliver the best quality of results and reduces the time to design closure. We are excited to be a part of Mentor Graphics and look forward to delivering the next-generation RTL synthesis solution to the market.”
About Oasys Design Systems
Oasys is a privately held company that was founded in 2004 by a team of leading RTL synthesis developers. The team created a next generation physical RTL synthesis platform that empowers SoC/ASIC design teams to conquer the timing, power, area, and routability challenges of today’s complex SoCs, ASICs, and IP blocks. The company is funded by Intel Capital, Xilinx Ventures, and several private investors. The first product from Oasys, RealTime Designer, was launched in 2009 and is being used successfully by many of the top semiconductor vendors worldwide.
About Mentor Graphics
Mentor Graphics Corporation is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues in the last fiscal year of nearly $1,090 million. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com.
|
Related News
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |