English
Chartered signs deal with analog IP house Unive for SoC designs
 |
Chartered signs deal with analog IP house Unive for SoC designs
By Semiconductor Business News
June 10, 2002 (5:27 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020610S0074
SINGAPORE -- Singapore's Chartered Semiconductor Manufacturing Pte. Ltd. today announced an agreement with analog IC intellectual property (IP) provider Unive Inc.--a move that would enable mixed-signal system-on-a-chip (SoC) designs. The non-exclusive agreement between the two companies initially covers Unive's LVDS, SSTL2 and USB 2.0 IP offerings targeted for devices using Chartered's 0.18-micron and 0.13-micron processes. It also provides the option to expand into other Unive IP offerings and Chartered manufacturing products, including 90-nm technologies. Companies pay an upfront fee and no royalties for design-in access. The Unive LVDS, SSTL2 and USB2.0 offerings are expected to be available for Chartered's 0.18-micron and 0.13-micron processes in the third quarter of 2002, according to Milpitas, Calif.-based Unive.
Related News
- Open-Silicon Integrates 25 Analog Bits IP Cores Into Complex ASIC and SoC Designs
- ARM, Chartered, IBM, Samsung, and Synopsys Collaborate to Deliver Vertically Optimized Solution for 32/28nm Mobile SoC Designs
- True Circuits Features New Line of 65nm PLL & DLL Intellectual Property for ASIC, FPGA and SoC Designs at Chartered Technology Forum 2006 - USA
- ESWIN Computing Pairs SiFive CPU, Imagination GPU and In House NPU in Latest RISC-V Edge Computing SoC
- Siemens delivers AI- accelerated verification for analog, mixed-signal, RF, memory, library IP and 3D IC designs in Solido Simulation Suite
Breaking News
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
|
E-mail This Article | 
|
|
Printer-Friendly Page |