Micron Drops Phase-Change Memory - for Now
Peter Clarke, Electronics360
January 8, 2014
Micron Technology Inc. (Boise, Idaho) has stopped actively selling phase-change memory (PCM) chip but says it still plans to re-enter the market at some point in the future.
The company has removed the 128-Mbit 90nm serial and parallel NOR pin-out PCM devices from the products listed on its website. The company also developed a 45nm 1-Gbit PCM memory that it supplied to Nokia for inclusion in mobile phones although that is not thought to have been offered as a standard product for general sale.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- ST opts for phase-change memory on 28nm FDSOI
- Hitachi and Renesas Technology Develop Low-Power MOS Phase-Change Memory Cells for On-Chip Memory of Microcontrollers
- Micron and Achronix Deliver Next-Generation FPGAs Powered by High-Performance GDDR6 Memory for Machine Learning Applications
- Synopsys Delivers Next-Generation Verification IP for Micron's Hybrid Memory Cube Architecture
- Micron and Intel Unveil New 3D NAND Flash Memory
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset