Xylon announces new version of the Bayer Sensor Decoder IP core
Xilinx® Vivado® compatible IP core with support for 4K2K and higher resolutions
Zagreb (Croatia) -- January 17, 2014 -- Xylon announces new version of the logiBAYER Color Camera Sensor Bayer Decoder IP core with support for ultra high resolutions up to 4096x4096 (including 4K2K). It is designed for video frame grabbing from video cameras and other video sources in high-performance embedded real-time video and image processing applications. Multiple logicBRICKS IP core instances enable processing of an arbitrary number of video inputs in a single Xilinx FPGA or SoC All Programmable device.
The key IP core features include support for all Bayer pattern combinations, RGB/YUV color space conversions, support for different input and output interface standards, real-time 2x video down-scaling, input image cropping and video streaming.
The logiBAYER IP core is now compatible with the Xilinx Vivado® IP Integrator and ISE® Platform Studio implementation tools to enable easy IP core configurations through a GUI and FPGA/SOC development in a drag & drop fashion.
The logiBAYER Color Camera Sensor Bayer Decoder IP core license fees offered through Xylon's Low-Volume IP Program (LVIP) start at €1,850. For datasheet please CLICK HERE.
Evaluation logiBAYER IP core available HERE!
|
Xylon Hot IP
Related News
- MIPI Alliance Releases Camera Security Specifications for Flexible End-to-End Protection of Automotive Image Sensor Data
- Novatek Adopts CEVA's Latest Sensor Hub DSP for New Multi-sensor IP Camera SoC
- Xylon reveals new lossless MJPEG Encoder and Decoder IP Cores
- Xylon releases a new version of its MPSoC IP Framework for Multi-Camera Vision Applications
- Xylon Announces Availability of Its 2.3 MP HDR Automotive Video Camera
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |