Creonic Selected for German Silicon Valley Accelerator
Kaiserslautern, Germany, Jan. 20 2014 - The German Silicon Valley Accelerator (GSVA) selected 12 start-up companies from all over Germany to take part in the acceleration program in Silicon Valley. Supported by the German Ministry of Economics and Technology, the young companies receive the chance to succeed in Silicon Valley and thereby extend their global operations.
GSVA's network is perfectly positioned in the intersection between Silicon Valley innovators, Venture Capitalists, the best German start-ups and a top-class committee of experts. This was especially evident during the “Celebrating Innovation” winners' party at which big international names of the venture capital scene were present. Peter Hornik, Managing Director of the mobile internet incubator 1stMOVER and local hero, was enthusiastic about Celebrating Innovation and compared the series with the “Champions League” of the German start-up scene.
Dr. Timo Lehnigk-Emden, CEO and co-founder of Creonic, is pleased: "Creonic was selected for the Accelerator from over 70 applications. This success emphasizes the high level of innovation of our company. We are excited about the opportunity to stay in Silicon Valley for months and get access to GSVA's network.“
Please contact us if you want to get in touch with us in Silicon Valley: http://www.creonic.com/en/contact
About the German Silicon Valley Accelerator
The German Silicon Valley Accelerator (GSVA) is a three to six-month acceleration program for German startups (focus: ICT and Cleantech related IT) in the heart of Silicon Valley. It is supported by the German Federal Ministry of Economics and Technology (BMWi), and a variety of private sponsors and partners. Its vision is to establish a permanent bridge between Germany and Silicon Valley that facilitates transatlantic startups, provides inspiration and drives demand, innovation, research and development in Germany. Participation in the program is free of charge for all selected companies. For more information visit http://germanaccelerator.com.
About Creonic
Creonic is an ISO 9001:2008 certified provider of ready-for-use IP cores for several algorithms of communications such as forward error correction (LDPC and Turbo coding), synchronization, and MIMO. The product portfolio covers standards like DVB-S2, DVB-RCS2, DVB-C2, WiFi, WiGig, and UWB. The products are applicable for ASIC and FPGA technology and comply with the highest requirements with respect to quality and performance. For more information, please visit www.creonic.com.
|
Creonic Hot IP
Related News
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
- Synopsys Announces New AI-Driven EDA, IP and Systems Design Solutions At SNUG Silicon Valley
- Axiomise Heads to Silicon Valley Next Week for RISC-V Summit North America
- MIPI DevCon Returns to Silicon Valley to Explore MIPI in Automotive, IoT and Mobile
- Imagination launches Open Access program, providing scale-ups with a low-cost path to differentiated silicon
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |