Process Detector (For DVFS and monitoring process variation)
Arasan Chip Systems Announces MIPI D-PHY Module for Prototype Development
Arasan’s D-PHY Prototype Module can be used for development and/or validation of devices and hosts, complying with the D-PHY standard specification version 1.1
San Jose, California – January 30, 2013 – Arasan Chip Systems, Inc. (“Arasan”), a leading provider of Total IP Solutions for mobile applications, announced today the availability of a MIPI D-PHY module for prototype development. The D-PHY prototype module enables development, validation, testing and launching products with MIPI camera (CSI-2) and display (DSI) interfaces, in the shortest possible time frame.
Arasan’s D-PHY Prototype Module supports High Speed (80Mbps to 1.5Gbps per lane), as well as Low Power (at 10Mbps). Four (4) data lanes were implemented, and the module was tested with CSI-2 (Tx & Rx) as well as DSI (Tx & Rx).
Arasan is the market leader in analog and digital IP for MIPI interface products. “SoC and Application Processor developers rely on FPGA prototypes for validating and debugging new designs, but the operating voltages and frequencies required by D-PHY are not supported by standard FPGA I/O’s. Arasan’s D-PHY module provides a solution in the form of a daughter card.”, said Zachi Friedman, Arasan Director of Product Marketing.
Availability
The D-PHY Module is available now. It ships with technical documentation, and (8) SMA cables. For more information: Arasan.com for more information
About Arasan
Arasan Chip Systems is a leading provider of Total IP Solutions for mobile storage and connectivity applications. Arasan’s high-quality, silicon-proven, Total IP Solutions include digital IP cores, analog PHY interfaces, verification IP, Hardware Validation Platforms, software stacks & drivers, and optional customization services for MIPI, USB, SD, SDIO, eMMC, and UFS standard based IPs. That is unlike most other IP providers, who only have some of the components for a total IP solution, but not all.
Arasan’s Total IP products serve system architects and chip design teams in mobile, industrial, gaming and desktop computing systems, that require silicon-proven, validated IP, delivered with the ability to integrate and verify both digital, analog and software components in the shortest possible time with the lowest risk. Arasan Chip Systems is based in San Jose California, and has an 18 year track record of leadership in IP development.
|
Arasan Chip Systems Hot IP
Related News
- Arasan announces the immediate availability of its 2nd Generation MIPI D-PHY for GlobalFoundries 22nm SoC Designs
- M31 demonstrates high-speed interface IP development achievements on TSMC's 7nm & 5nm process technologies
- Arasan announces the immediate availability of its ultra-low power MIPI D-PHY IP for the GlobalFoundries 12nm FinFET process node
- Arasan announces its next generation of C-PHY/ D-PHY Combo IP Core compliant with the latest MIPI Specifications
- Arasan announces the immediate availability of its MIPI C-PHY / D-PHY Combo IP for SoC Designs on TSMC 22nm Process
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |