LVDS IO handling data rate up to 50Mbps with maximum loading 60pF
Cadence to Enhance High-Level Synthesis Offering with Acquisition of Forte Design Systems
San Jose, CA., 05 Feb 2014 -- Cadence Design Systems, Inc. (NASDAQ:CDNS), a leader in global electronic design innovation, today announced that it has entered into a definitive agreement to acquire Forte Design Systems, a provider of SystemC-based high-level synthesis (HLS) and arithmetic IP.
Driven by increasing IP complexity and the need for rapid retargeting of IP to derivative architectures, the high-level synthesis market segment has grown beyond early adopters toward mainstream adoption, as design teams migrate from hand-coded RTL design to SystemC-based design and verification. The addition of Forte’s synthesis and IP products to the Cadence C-to-Silicon Compiler offering will enable Cadence to further drive a SystemC standard flow for design and multi-language verification.
“Growth in the high-level synthesis market segment is accelerating”, said Charlie Huang, senior vice president of the System & Verification Group and Worldwide Field Operations at Cadence. “HLS tools are now addressing a broader application space and producing equal or better quality of results than hand-coded RTL, fueling worldwide adoption and production deployment amongst leading companies. We look forward to welcoming Forte’s technology and skilled team to Cadence to help address this opportunity.”
Forte brings high quality of results (QoR) for datapath-centric designs, world-class arithmetic IP, valuable SystemC IP and IP development tools. Forte’s Cynthesizer HLS product features strong support for memory scheduling, especially for highly parallel or pipelined designs. These strengths complement the high QoR for transaction-level modeling, under-the-hood RTL synthesis and incremental ECO support featured by Cadence C-to-Silicon Compiler.
“Cadence and Forte have compatible approaches to high-level synthesis, and a similar vision to enable migration of design to the system level,” said Sean Dart, CEO of Forte. “The combination will benefit customers through a standardized system-level flow, improved product capabilities for both customer bases, and integration all the way to silicon.”
The acquisition is expected to close within 30 days. Taking into account the effects of merger accounting, the transaction is expected to be slightly accretive to Cadence’s 2014 results of operations and accretive in 2015 and beyond. Terms of the transaction were not disclosed.
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
|
Cadence Hot IP
Related News
- Cadence Announces Stratus High-Level Synthesis Platform
- Fujitsu Kansai-Chubu Net-Tech Shortens Design Time by 40 Percent on 100G Transport System with Cadence High-Level Synthesis Solution
- Kyocera Document Solutions Selects Forte Design Systems SystemC-Based High-Level Synthesis, Replacing Competitive Tool Unable to Meet QoR, Performance, Other Metrics
- High-Level Synthesis Software from Forte Design Systems Adopted by LG
- Forte Design Systems Announces Cynthesizer 5 SystemC High-Level Synthesis
Breaking News
- GUC Joins Arm Total Design Ecosystem to Strengthen ASIC Design Services
- QuickLogic Announces $6.575 Million Contract Award for its Strategic Radiation Hardened Program
- Micon Global and Silvaco Announce New Partnership
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
Most Popular
- Arm loses out in Qualcomm court case, wants a re-trial
- Micon Global and Silvaco Announce New Partnership
- Jury is out in the Arm vs Qualcomm trial
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- QuickLogic Announces $6.575 Million Contract Award for its Strategic Radiation Hardened Program
E-mail This Article | Printer-Friendly Page |