English
Allegro DVT unveils its hardware HEVC/H.265 Encoder IP
February 11, 2014 -- Allegro DVT announces its HEVC/H.265 encoder IP core, implementing the High Efficiency Video Coding (HEVC) standard.
High Efficiency Video Coding (HEVC), alias H.265, is the next generation video standard, which brings 50% bitrate savings compared to equivalent H.264/AVC encodings. HEVC is expected to be the mainstream video standard for the next decade, as it technically supersedes all other video formats.
Our HEVC/H.265 encoder IP benefits from Allegro DVT successful track record in the field of hardware video IPs development. With this product, integrated video devices such as tablets, smartphones, digital & wearable cameras, can immediately benefit from HEVC encoding capabilities.
This innovative HEVC/H.265 encoder IP allows our customers to take advantage of the new HEVC/H.265 standard. It provides real-time, high quality video encoding, with very low power consumption and reduced silicon area. This IP core is a platform-independent synthesizable RTL module. It benefits from a scalable multi-core architecture to support resolutions up to 4K.
Our HEVC/H.265 encoder IP completes Allegro DVT's silicon IPs portfolio as it can be used in conjunction with our already available HEVC/H.265 decoder and H.264 encoder/decoder IPs, for a full multi-format codec solution.
Feel free to come meet us at TVConnect, EE Live! 2014 and DAC 2014, for an overview of our HEVC/H.265 products or drop us an email at info@allegrodvt.com.
Allegro DVT is a leading provider of H.264/MPEG-4 AVC|SVC|MVC and HEVC/H.265 solutions, including industry standard compliance test suites, H.264/MPEG-4 AVC and HEVC/H.265 encoder, codec and decoder hardware (RTL) IPs; and multiscreen encoders and transcoders. Allegro DVT products have been chosen by more than 100 major IC providers, OEMs and broadcasters. For more information, visit Allegro DVT's website or contact info@allegrodvt.com.
|
||||||
Allegro DVT Hot IP
Related News
- Allegro DVT unveils its hardware dual-format (HEVC/H.265 and AVC/H.264) encoder IP
- Allegro DVT Releases a New Generation of Encoder IPs
- Allegro DVT demonstrates its HEVC/H.265 Video Encoder IP and Compliance Streams at ARM TechCon 2014
- Allegro DVT showcases its HEVC/H.265 Video Encoder IP at IBC 2014.
- Allegro DVT showcases its HEVC/H.265 Video Encoder IP at DAC 2014
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |