Dolphin Integration Releases SmartLink, USB adapter for 80x51 Built-in Debugger
Grenoble, France -- February 17, 2014 -- Dolphin Integration, provider of 8-Bit and 16-bit microcontroller cores beyond the intel 51 legacy, is releasing the SmartLink (S-Link), cost-effective USB adapter for faster on-chip debug of application programs.
S-Link grants speed through its Two-Wire Interface for debuG (TWIG) protocol enabling:
- 10 steps/sec. versus 3 steps/sec. with the JTAG protocol
- < 50 ms/instruction in step-by-step execution in assembler mode
- > 100 kB/s during read/write operations
Thanks to the S-Link, Dolphin Integration’s Heracles integrated development environment (IDE) can be easily connected to the BIRD-Owl In-Circuit Emulator for efficient on-chip debug with advanced features, among which:
- Unlimited software breakpoints extended to the Flash/EEPROM memories
- Easy code loading thanks to ISP (In-System Programming) for all kinds of memories
- Display of the Function Call Stack
BIRD Owl can be configured for an optimal trade-off between debugging features and silicon cost.
The Built-in Real-time Debugger BIRD is seamlessly integrated into the Heracles IDE, which provides unique development and debug features for application programs. It above all launches the capability to simulate all the peripherals connected to a microcontroller core, for a complete sub-system simulation running the application program.
The S-Link USB adapter also is compatible with the standard JTAG protocol and its cost-effectiveness makes it the winner both for unit and volume purchases.
About Dolphin Integration
Dolphin Integration contribute to "enabling mixed signal Systems-on-Chip". Their focus is to supply worldwide customers with fault-free, high-yield and reliable kits of CMOS Virtual Components of Silicon IP, based on innovative libraries of standard cells, flexible registers and low-power memories. They provide high-resolution converters for audio and measurement, regulators for efficient power supply networks, application optimized micro-controllers.
They put emphasis on resilience to noise and drastic reductions of power-consumption at system level, thanks to their own EDA solutions missing on the market for Application Hardware Modeling as well as early Power and Noise assessment. Such diverse experience in ASIC/SoC design and fabrication, plus privileged foundry portal even for small or medium volumes, makes them a genuine one-stop shop covering all customers’ needs for specific requests.
|
Dolphin Design Hot IP
Related News
- The new real-Time debugging solution from Dolphin Integration
- Dolphin Integration will enable you to save development time for your application program
- Dolphin Integration releases an innovative test solution for embedded memories
- Dolphin Integration releases the evaluation kit for benchmarking at once Libraries and Memories
- Dolphin Integration releases a High-resolution, low-noise ADC for sensor applications
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |