Averant ups static functional verification
Averant ups static functional verification
By Richard Goering, EE Times
October 16, 2001 (2:52 p.m. EST)
URL: http://www.eetimes.com/story/OEG20011016S0082
SUNNYVALE, Calif. Averant Inc. has released Solidify version 2.5, which the company says expands its static functional verification tool. It adds a library of customizable automatic checks, advanced source-code debugging and hierarchical functional verification. A library of standard design checks generates thousands of Solidify properties to find the most common static errors. Checks look for stuck-at faults, deadlocked states and values, floating bus and bus contention, set-reset problems, dead code and other unwanted conditions. Interactive source-code debugging links specific HDL statements to the conditions that cause a property to fail. Averant's Solidify produces values for the significant variables and clock cycles spanned by the failing property. The new version is available now on Windows, Linux and Solaris platforms with a list price of $40,000.
Related News
- Averant ups static functional verification
- IAR unveils Functional Safety version of IAR Embedded Workbench for Arm equipped with certified static analysis capabilities
- Dolphin Design Selects Imperas for Processor Functional Design Verification
- Imperas releases new updates, test suites, and functional coverage library to support the rapid growth in RISC-V Verification
- Imperas leads the RISC-V verification ecosystem as the first to release an open-source SystemVerilog RISC-V processor functional coverage library
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
E-mail This Article | Printer-Friendly Page |