Truechip announces first customer shipment of USB 3.1 and UFS 2.0 VIP to early adoption partners
February 21, 2014 - Truechip Solutions, the verification IP specialist, announced that it has released early adopter versions of its USB 3.1 and UFS 2.0 VIPs to its partners in the early adoption program.
These VIPs are natively developed in SystemVerilog (UVM) and come with assertions that support dynamic simulation as well as formal verification.
Nitin Kishore, CEO of Truechip, said in a statement, "We take great pride in our customer driven engineering team. We have been working with our early adoption partners to develop these Verification IPs. These IPs support the latest USB and UFS standards, and meet the highest levels of quality. These products are a natural progression of our product portfolio and another step forward in establishing Truechip as the leading, independent provider of verification IPs."
To know more about these VIPs and other products from Truechip, please visit www.truechip.net
|
Truechip Solutions Hot Verification IP
Related News
- Truechip Announces First Customer Shipment of USB 3.1 Verification IP Supporting Hardware Emulation Platforms
- Truechip adds another new customer for USB 3.1 Verification Solution
- Truechip announces first customer shipment of HDMI 2.0 Comprehensive Verification IP (CVIP)
- Sibridge Technologies announces customer adoption of USB 3.1 Verification IP
- USB 4.0, USB 3.2, USB 3.1, USB 3.0, USB 2.0, Device, Hub, Host & Dual Mode proven Interface IP Controllers are available immediately to License
Breaking News
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- YorChip announces patent-pending Universal PHY for Open Chiplets
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- YorChip announces patent-pending Universal PHY for Open Chiplets
E-mail This Article | Printer-Friendly Page |