Mobiveil's GPEX PCI Express 3.0 IP Passes PCI-SIG PCIe 3.0 Compliance Testing
Configurable PCI Express Controller IP Certification Reduces Design Risk, Enables Interoperability With Other PCI Express® Products
MILPITAS, CA-- Mar 4, 2014 -- Mobiveil, Inc., a fast growing supplier of silicon intellectual property (SIP), platforms and IP-enabled design services, today announced that its GPEX™ PCI Express® (PCIe®) 3.0 endpoint controller passed PCI-SIG® Gold and Interoperability testing. To achieve compliance, the IP must pass protocol, electrical and interoperability testing for PCIe Gen3 8GT/s. Mobiveil's GPEX has a highly flexible and configurable IP design targeted for end-points or root complex type devices, as well as switches and bridge implementations. The controller IP architecture is tailored to optimize link utilization, latency, reliability, power consumption and reduce the silicon footprint.
"Companies such as Mobiveil that participate in PCIe compliance testing help ensure the continued adoption of the architecture," said Al Yanes, PCI-SIG Chairman and President. "This delivers PCI-SIG technology's increased I/O performance and interoperability to the next generation of high-speed peripheral devices across the globe."
"We are committed to provide the leading design IP solutions for PCIe Gen3," said Ravi Thummarukudy, CEO of Mobiveil, Inc. "Our solution, which is verified for functionality, compliance and interoperability against industry-leading PCI Express verification IPs, enables our customers to minimize design risk and reduce time-to-market for high-performance PCI Express based products. Emergence of NVM Express™ as a Flash Storage industry standard will further utilize the PCI Express Gen3 architecture and performance in new applications. With this in mind, we have tightly integrated our PCI Express IP (GPEX™) with our industry leading NVM Express™ IP (UNEX™) for such storage applications."
The controller's simple, configurable and layered architecture is independent of application logic, PHY designs, implementation tools and most importantly, the target technology itself. Mobiveil's solution allows the licensees to easily migrate among standard cell technologies and field-programmable gate arrays (FPGAs), and the controller's flexible backend interface can be integrated into wide range of applications.
Mobiveil's IP team has more than twelve years of experience in successful IP development starting with Hypertransport, early versions of PCI Express, Serial RapidIO and Ethernet. The interface IPs designed by the team are integrated in hundreds of SOC designs and shipped in millions of devices.
Availability
Mobiveil's GPEX™ PCIe Gen3 Controller IP for end-point, root-complex and switch configurations are now available. The design can be implemented in process technologies 65nm, 40nm, 28nm and 16nm. For more information on Mobiveil's GPEX IP, please visit http://www.mobiveil.com/hip.html
About Mobiveil, Inc.
Mobiveil is a fast‐growing technology company that specializes in development of Silicon Intellectual Properties, platforms and solutions for the networking, storage and enterprise markets. Mobiveil team leverages decades of experience in delivering high‐quality, production‐proven, highspeed serial interconnect Silicon IP cores and custom and standard form factor hardware boards to leading customers worldwide. With a highly motivated engineering team, dedicated integration support, flexible business models, strong industry presence through strategic alliances and key partnerships, Mobiveil solutions have added tremendous value to the customers in executing their product goals within budget and on time. Mobiveil is headquartered in the Silicon Valley with engineering development centers located in Milpitas, CA, Chennai and Bangalore, India, and sales offices and representatives located in US, Europe, Israel, Japan, Taiwan and People Republic of China. For more information, please visit http://www.mobiveil.com
About PCI-SIG
PCI-SIG is the consortium that owns and manages PCI specifications as open industry specifications. The organization defines I/O (input/output) specifications consistent with the needs of its members. Currently, PCI-SIG is comprised of nearly 800 industry-leading member companies. To join PCI-SIG, and for a list of the Board of Directors, visit www.pcisig.com.
|
Mobiveil Hot IP
Related News
- PLDA's XpressRICH3-AXI PCI Express 3.0 IP with AMBA AXI Support Passes PCI-SIG PCIe 3.0 Compliance Testing
- PLDA's XpressRICH3 PCI Express 3.0 IP Passes PCI-SIG PCIe 3.0 Compliance Testing
- Northwest Logic's PCI Express 3.0 Solution passes PCI-SIG PCIe 3.0 Compliance Testing at First Official PCIe 3.0 Compliance Workshop
- Mobiveil's PCI Express 4.0 Endpoint Controller Passes PCI-SIG Gold and Interoperability Testing
- Synopsys DesignWare IP for PCI Express 3.0 Passes First PCI-SIG PCIe 3.0 Compliance Workshop
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |