Process Detector (For DVFS and monitoring process variation)
Altera and Intilop sign an agreement to offer intilop's UDP/TCP & EMAC IP cores embedded with OpenCL development Kit for end users and developers
The industry leader with 77 nanosecond latency and highest throughput, Network Hardened, most mature and most widely adapted over the last 5 years, Intilop’s UDP/TCP Accelerators, pre-integrated with OpenCL host kit provide an out-of-box working subsystem.
Santa Clara, CA., March 5th, 2014— Intilop, Inc. a pioneer and a recognized leader in providing Ultra-Low latency networking Mega IP building blocks, systems and solutions, announced their 10G EMAC, UDP/TCP IP cores will be embedded in the OpenCL development kit and offered to end customers as a pre-integrated and system tested FPGA platform for Accelerated Networking systems. This offers a great value proposition for reduced development time and accelerated Time-to-Market.
Customers will be able to use the Altera SDK for OpenCL with Intilop’s UDP/TCP IP-Cores for implementing complex algorithms on FPGA accelerators for network enabled or low latency and high throughput applications. The Altera SDK for OpenCL combines the high level programming language of OpenCL and the massively parallel processing capabilities of the FPGA to deliver significantly higher system performance by abstracting away the traditional FPGA development and allowing software programmers access to the completely customizable FPGA. The industry leading Ultra-low-latency 10G TCP Offload with integrated OpenCL will be available soon.
“OpenCL” is an open, royalty-free standard for cross-platform, parallel programming of hardware accelerators, including CPUs, GPUs and FPGAs. The SDK for OpenCL enables software programmers to quickly and easily use the massively parallel and power efficient architecture of an FPGA to provide algorithm and upper layer protocol acceleration.
Intilop’s UDP, TCP Offload engines and other solutions are targeted towards end equipment makers that provide solutions to financial markets, web servers, email servers, high-end servers in Data centers, Network security, cloud computing, Government network systems and University campus network systems.
About Intilop:
Intilop is a developer, recognized leader and pioneer in advanced networking silicon IP and system solutions, custom hardware solutions, SoC/ASIC/FPGA integrator and total system solutions provider for Networking, Network Security, storage and Embedded Systems.
|
Related News
- Intilop releases a Full TCP & UDP Host-Side Application interface for Altera and Xilinx FPGAs for Software's use that is implemented in Low latency hardware
- Intilop and Altera to present a live demo of 10G Ultra Low latency UDP Offload core using Altera's OpenCL at the SC-12 Conference in Salt Lake city, Utah.
- Intilop TCP Offload Engine Delivers Full TCP Offload in Less than 100 nanoseconds Using Altera's Stratix IV FPGA
- Altera's Embedded Systems Development Kit Accelerates the Creation of Cyclone III FPGA-Based Embedded Designs
- Nios Embedded Processor Development Kit Now Available for Altera's Cyclone Devices
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |