English
Aldec Presents a Visual Mapping Solution to Capture a Bird's-eye View of UVM Verification Environments
Henderson, NV – March 6, 2014 – Aldec, Inc., announces the latest release of its mixed-language, advanced verification platform, Riviera-PRO™ 2014.02. The new release offers an enhanced debugging tool suite featuring UVM Graph which delivers the unique ability to visualize a UVM verification environment. This latest enhancement to Riviera-PRO provides a graphic solution to what was once a challenging task, visualizing the testbench architecture and data flow between UVM components.
"Debugging within a UVM verification environment can be a complex task without full understanding of the testbench architecture and data flow,” said Satyam Jani, Product Manager, Aldec Software Division, “With UVM Graph, users can now visualize from the top-down as the architecture of the UVM-based testbenches is now displayed in an easy-to-understand, graphical format.”
UVM Graph maps the UVM component and Objects, as well as the Transaction Level Modeling (TLM) connections between them, helping users gain an overall understanding of the testbench architecture and dataflow. Debugging within a UVM environment is further simplified by integrating an HDL Editor, Classes and Objects window for each component on the UVM Graph to enable the pinpointing of specific issues.
Combined with Class- and Transaction-Visualization tools, Riviera-PRO provides a comprehensive solution for advanced verification using UVM libraries. In addition, the 2014.02 release of Riviera-PRO also includes numerous new features, enhancements, and performance optimizations.
For additional information about Riviera-PRO 2014.02 including tutorials, free evaluation downloads and What’s New Presentation, please visit http://www.aldec.com/Products/Riviera-PRO.
About Aldec
Aldec Inc., headquartered in Henderson, Nevada, is an industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, SoC and ASIC Prototyping, Design Rule Checking, IP Cores, Requirements Lifecycle Management, DO-254 Functional Verification and Military/Aerospace solutions. www.aldec.com
|
||||||
Related News
- Aldec's Active-HDL Verification Capabilities Enhanced to Support SystemVerilog Constructs and UVM
- Advancing VHDL's Verification Capabilities with VHDL-2019 Protected Types
- SmartDV, Aldec Partner to Link SmartDV's Verification IP with Aldec's Riviera-PRO Simulator
- InterMotion Technology boosts IP verification productivity for Lattice Semiconductor's CrossLink FPGA family using Aldec's Active-HDL
- Mentor Graphics Adds Memory Models to Create Industry's First Complete UVM SystemVerilog Verification IP Library
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
|
E-mail This Article | 
|
|
Printer-Friendly Page |