English
FinFETs Not the Best Silicon Road
Handel Jones, International Business Strategies Inc.
EETimes (3/27/2014 05:05 PM EDT)
The semiconductor industry's growth has historically depended on a reduction in cost per transistor with each migration to smaller dimensions, but next-generation chips will not deliver this cost reduction. The impact of this situation is one of the most serious challenges the industry has faced within the last 20-30 years.
Specifically, next-generation 20nm bulk high-K metal gate CMOS and 16/14nm FinFET process will deliver smaller transistors. However, they will also have a higher cost per gate than today's 28nm bulk HKMG CMOS.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Samsung Describes Road to 14nm
- Dolphin Design announces the successful launch of its first silicon tape out in 12nm FinFet
- AGIC Tape Out First Silicon at 14nm FinFET Technology
- Silicon Creations Relies on Silvaco's Custom Design Flow for New Advanced FinFET Designs
- Achronix Completes Production Silicon Validation of 16nm FinFET+ Speedcore eFPGA Technology
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset