5V Library for Generic I/O and ESD Applications TSMC 12NM FFC/FFC+
FinFETs Not the Best Silicon Road
Handel Jones, International Business Strategies Inc.
EETimes (3/27/2014 05:05 PM EDT)
The semiconductor industry's growth has historically depended on a reduction in cost per transistor with each migration to smaller dimensions, but next-generation chips will not deliver this cost reduction. The impact of this situation is one of the most serious challenges the industry has faced within the last 20-30 years.
Specifically, next-generation 20nm bulk high-K metal gate CMOS and 16/14nm FinFET process will deliver smaller transistors. However, they will also have a higher cost per gate than today's 28nm bulk HKMG CMOS.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Samsung Describes Road to 14nm
- Dolphin Design announces the successful launch of its first silicon tape out in 12nm FinFet
- AGIC Tape Out First Silicon at 14nm FinFET Technology
- Silicon Creations Relies on Silvaco's Custom Design Flow for New Advanced FinFET Designs
- Achronix Completes Production Silicon Validation of 16nm FinFET+ Speedcore eFPGA Technology
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks