HDL Design House Announces JESD204B PCS Tx IP Core HIP 600
Belgrade, Serbia – April 1st, 2014 – HDL Design House, provider of high performance digital and analog IP cores and SoC design and verification services, has announced the availability of its JESD204B PCS Tx IP core (HIP600). The silicon proven JESD204B PCS Tx IP core, available now in various process nodes and technologies, is developed for a wide range of applications, such as wireless transceivers, signal processing cards, industrial, test and medical equipment.
The JESD204B interface defines high-speed serial interconnections and provides a method to connect one or multiple data converters to a digital signal processing device. This interface runs at up to 12.5 Gbps per lane, and uses a framed serial data link with embedded clock and frame/lane alignment characters.
The HIP 600 enables high performance data transfers in compliance with the JESD204B.01 standard release. This is a flexible and highly configurable solution that enables reliable interface for the Tx side, and supports a wide range of data converters over a single or multiple serial lanes. The HIP 600 performs data mapping, scrambling, alignment character insertion and 8b/10b encoding function. This IP core uses an AMBA APB4 interface for configuration setup and status reading purposes. It includes programmable debugging features, but also contains a set of test features and offers a variety of test patterns, necessary to validate the data integrity on the serial interface.
|
Related News
- HDL Design House Introduces JESD204B PCS Rx IP Core
- HDL Design House Introduces JESD204B PCS IP Core
- HDL Design House MIPI CSI-2 TX IP core successfully integrated into Fujitsu APIX Companion Chip
- HDL Design House Announces PCS IP Core
- HDL Design House announces new TX and RX controller cores for the HDMI and DisplayPort standards
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |