AMBA Parameter Configurable Multi-Channel DMA Controller (typically 1 to 256)
Allegro DVT Wireless Display Codec IP Receives Frost & Sullivan Global New Product Innovation Leadership Award
Grenoble, April 1, 2014 -- Today we are proud to announce that Allegro DVT won the Frost & Sullivan 2013 Global New Product Innovation Leadership Award for its WiGig Wireless Display Extension (WDE) codec technology.
The global wireless communication industry is currently raising much excitement, as newer and advanced technologies were recently introduced to improve the speed and quality of data transfers. The new Wireless Gigabit Alliance (WiGig) standard also known as IEEE 802.11ad will bring ultra-fast speed to wireless networks allowing new applications and high-quality transfer of audio and video data. A recent initiative to combine expertise of the WiGig and the Wi-Fi Alliance also boosted this emerging technology and will enable multi-gigabit speeds for wireless signal transmission over a full range of interoperable solutions.
The WiGig standard was developed to provide never-seen-before speed of data transfer over wireless networks. This standard enables speeds of up to 7 Gbps over the 60 GHz frequency band. Allegro DVT leverages this next-generation wireless technology to offer best-in-class audio and video wireless transmission through its WiGig Wireless Display Extension (WDE) Codec IP.
Frost & Sullivan independent analysis indicates that a key factor contributing to this innovative solution is Allegro DVT’s strong expertise in audio and video compression. Our company offers a variety of audio and video processing technologies based on the AVC/H.264 and HEVC/H.265 video compression standards.
Allegro DVT, silicon proven, unique technology offers a visually lossless video compression along with ultra-low glass-to-glass latency below 1ms. These combined advantages permit new kinds of wireless displays application such as office productivity, gaming, etc
“This Frost & Sullivan prestigious award comes as a market recognition for our innovative wireless display technologies. We now benefit from a key advantage in the wireless communication industry as being the first company to offer a complete silicon proven WDE solution for WiGig enabled devices.” said Pierre Marty, CEO of Allegro DVT.
Feel free to come meet us at EE Live! 2014 (San Jose, April 1–3, at booth #731) and ask for more information regarding our H.264 and HEVC encoding/decoding IPs.
Allegro DVT is a leading provider of H.264/MPEG-4 AVC|SVC|MVC and HEVC/H.265 solutions, including industry standard compliance test suites, H.264/MPEG-4 AVC and HEVC/H.265 encoder, codec and decoder hardware (RTL) IPs; and multiscreen encoders and transcoders. For more information, visit Allegro DVT's website or contact info@allegrodvt.com.
|
Allegro DVT Hot IP
Related News
- Faraday Receives the Frost & Sullivan Award for Customer Service Innovation in the Area of VLSI Design Services
- SafeNet Receives Prestigious Frost & Sullivan Product Innovation Award
- Kilopass Receives Frost & Sullivan Award for Non-Volatile Memory Innovator
- ALLEGRO DVT now targets Wireless Display (WiDi) with its ultra-low latency H.264 IP cores.
- Cosmic Circuits Receives Frost & Sullivan Excellence Award
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |