Process Detector (For DVFS and monitoring process variation)
intoPIX Showcases a SMPTE2022 Reference Design running on Xilinx FPGA and enabling Live Video over IP transport using JPEG2000
Belgium, Mont-Saint-Guibert -- April 4, 2014– intoPIX has today officially released its smart SMPTE2022 video over IP reference design based on Xilinx FPGAs. For this reference design, intoPIX has developed a new MPEG2-TS encapsulation layer for their JPEG2000 compression IP-core and has co-integrates the Xilinx SMPTE2022-1/2 IP-core.
intoPIX provides a reference design that follows VSF Technical Recommendation, “Transport of JPEG 2000 Broadcast profile video in MPEG-2 TS over IP”, facilitating the FPGA integration, guaranteeing interoperability and accelerating the time to market, all being integrated in a single Xilinx Kintex 7 FPGA.
“intoPIX brings a cost-effective and smart way to build a video over IP solution for HD or even 4K over 1G networks using a JPEG2000 visually lossless compression that offers an ultra-latency going below 10ms” said Gael Rouvroy, intoPIX CTO.
“It is also planned by intoPIX and Xilinx to integrate the TICO lightweight compression in current SMPTE2022-5/6 reference design and map up to three 4K streams over 10G with only few pixel lines of latency. Incredibly small in FPGA with no needs of external memory, the intoPIX light compression is a key alternative to uncompressed video transport to migrate Broadcast infrastructure to 4K” said Robert Green, Sr. Manager, Xilinx Broadcast & Professional A/V Business Segment.
intoPIX Xilinx Kintex-7 JPEG2000 SMPTE2022 video-over-IP reference design will be showcased at NAB tradeshow next week in Las Vegas at intoPIX (C5243) booth.
|
intoPIX Hot IP
Related News
- intoPIX and Macnica Americas Demonstrate 4K Future-proof and Interoperable SMPTE2022 JPEG2000 Video Over An IP FPGA Reference Design at NAB 2014
- Lights, Camera, Action: Xilinx Powers Sony's New-Gen Live Production Video Switcher
- intoPIX demonstrates TICO implemented SMPTE 2110 IP running 4K live on FPGA CPU and GPU
- NGCodec and PathPartner Technology jointly demonstrate H.265/HEVC codecs running on Xilinx FPGA's at the IBC Show
- Barco Silex launches OEM board for pro AV market, enabling 4K/UHD HDMI transport over IP
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |