intoPIX Showcases a SMPTE2022 Reference Design running on Xilinx FPGA and enabling Live Video over IP transport using JPEG2000
Belgium, Mont-Saint-Guibert -- April 4, 2014– intoPIX has today officially released its smart SMPTE2022 video over IP reference design based on Xilinx FPGAs. For this reference design, intoPIX has developed a new MPEG2-TS encapsulation layer for their JPEG2000 compression IP-core and has co-integrates the Xilinx SMPTE2022-1/2 IP-core.
intoPIX provides a reference design that follows VSF Technical Recommendation, “Transport of JPEG 2000 Broadcast profile video in MPEG-2 TS over IP”, facilitating the FPGA integration, guaranteeing interoperability and accelerating the time to market, all being integrated in a single Xilinx Kintex 7 FPGA.
“intoPIX brings a cost-effective and smart way to build a video over IP solution for HD or even 4K over 1G networks using a JPEG2000 visually lossless compression that offers an ultra-latency going below 10ms” said Gael Rouvroy, intoPIX CTO.
“It is also planned by intoPIX and Xilinx to integrate the TICO lightweight compression in current SMPTE2022-5/6 reference design and map up to three 4K streams over 10G with only few pixel lines of latency. Incredibly small in FPGA with no needs of external memory, the intoPIX light compression is a key alternative to uncompressed video transport to migrate Broadcast infrastructure to 4K” said Robert Green, Sr. Manager, Xilinx Broadcast & Professional A/V Business Segment.
intoPIX Xilinx Kintex-7 JPEG2000 SMPTE2022 video-over-IP reference design will be showcased at NAB tradeshow next week in Las Vegas at intoPIX (C5243) booth.
|
intoPIX Hot IP
Related News
- intoPIX and Macnica Americas Demonstrate 4K Future-proof and Interoperable SMPTE2022 JPEG2000 Video Over An IP FPGA Reference Design at NAB 2014
- Lights, Camera, Action: Xilinx Powers Sony's New-Gen Live Production Video Switcher
- intoPIX demonstrates TICO implemented SMPTE 2110 IP running 4K live on FPGA CPU and GPU
- NGCodec and PathPartner Technology jointly demonstrate H.265/HEVC codecs running on Xilinx FPGA's at the IBC Show
- Barco Silex launches OEM board for pro AV market, enabling 4K/UHD HDMI transport over IP
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |