PLDA and OmniPhy Announce PCIe Gen 2 Controller and PHY Combination for the TSMC 28nm Process
SAN JOSE, Calif. (April 7, 2014) —PLDA, the industry leader in PCI Express® IP solutions and OmniPhy, a leading provider of differentiated SerDes IP, today announced successful interop testing for a combined PCIe Gen 2 Controller IP and PHY IP solution. Initially targeting the TSMC 28nm process, the combined PCIe 2.0 Controller/PHY solution can also be ported to additional fabs and processes.
The PLDA XpressRICH3 IP is a high performance, low latency, highly-configurable PCI Express Endpoint, Root port, and Switch IP, compliant to the PCI Express Rev 3.0 specification and backwards-compatible to PCIe GEN2 and PCIe GEN1. It is also available with an industry-standard AMBA AXI4 interface under the version called XpressRICH3-AXI.
OmniPhy is known for its high-end networking technology which includes a long-reach 25Gb/s PHY, and a power-optimized short-reach PHY capable of 28Gb/s with an industry leading mW/Gb ratio. The OmniPhy product optimizes the mix of analog and digital circuit content, leveraging the strength of analog to maintain a low-power footprint, and leveraging digital circuits to drive the world’s most sophisticated calibration and training.
“The combination of the PLDA’s PCIe 2.0 IP with OmniPhy’s SerDes PHY provides a fully integrated PCI Express 2.0 IP solution enabling customers to reduce integration time and speed time-to-market,” stated Stephane Hauradou, CTO for PLDA.
“The OmniPhy SerDes PHY products are silicon-proven for the TSMC 28 nm process and ready to port to additional nodes and processes, making the combined PCIe 2.0/PHY solution the most flexible on the market today,” said Dr. Claude Gauthier, Founder and COO of OmniPhy.
Availability
PLDA XpressRICH3 IP is available now from PLDA. The SerDes PHY IP is available now from OmniPhy.
About PLDA
PLDA designs and sells intellectual property (IP) cores for FPGA and System-on-Chip (SoC) that aim to accelerate time-to-market for embedded electronic designers. PLDA specializes in high-speed interface protocols and technologies such as PCIe, and Ethernet.
PLDA IP cores are provided with a complete set of tools, including FPGA prototyping cards, drivers and APIs, testbenches and benefit from a global support and sales organization able to sustain over 2,000 ASIC customers worldwide.
PLDA is a global company with offices in North America (San Jose, California) and in Europe (France, Italy and Bulgaria). For more information visit www.plda.com.
About OmniPhy
OmniPhy is a leading provider of differentiated interface IP, offering customers greater design margins and fast time-to-market for emerging standards, including 15-28Gb/s PHY designs. The company focuses on power and performance, yield, and testability - offering best-in-class silicon-proven IP in the most advanced technologies.
Founded by industry veterans in response to market demand. The team has over 200 years of cumulative experience bringing SerDes IP to production across a wide range of markets and process nodes. For more information, visit www.omniphysemi.com.
|
Related News
- PLDA and GUC Announce Industry's First Successful PCIe Gen 3 Controller and PHY Combination on TSMC's 28nm HPM Process Technology
- PLDA and MegaChips announce a cooperation to design PCIe controllers and PCIe PHY IP on TSMC's 16nm Process Technology
- PLDA and M31 Announce a Compliant PCI Express 3.0 Solution Including PLDA's XpressRICH3 Controller and M31's PHY IP for the TSMC 28HPC+ Process Node at 8 GT/s
- GUC PCIe 3 PHY IP & PLDA EP Controller Combo Passes Compliance Test
- PLDA and GUC Announce a tested and reliable PCIe Controller and PHY combination, optimized for storage applications
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |