M31 high density and low power IP solutions on TSMC 55nm embedded flash technology
Hsinchu, Taiwan – April 10th, 2014-- The boutique Intellectual Property (IP) provider M31 Technology announced its IP development completion on TSMC 55nm embedded flash technology. These IP address high-speed data processing, graphics computing, power IC management, and portable telecommunication designs. They have passed TSMC9000 physical review and pre-silicon stage, and are ready for design integration.
In a variety of the rapidly growing applications such as “Touch Sensor,” “Micro Controller,” and “Smart Card,” embedded flash is widely used for code storage, reducing design cycles and lowering manufacturing costs.
Today M31 IP products on TSMC 55nm embedded flash technology include “High Density Standard Cell Library,” “One Port Register File SRAM Compiler,” “Single Port SRAM Compiler,” “Dual Port SRAM Compiler,” “Via ROM compiler,” and “USB2.0 OTG.” M31 will continue to develop and introduce more functional IP on this process later. With its reliable quality, these IP will help customers design competitive products with low power-consumption and lower manufacturing cost.
Being optimistic about the growth of global touch panel capacity, the increased shipments of microprocessors, as well as the market potential for 10 billion smart card chips, the IP on 55nm embedded flash process will enhance customer competitiveness and expand their diverse business opportunities.
“Because of its many technical advantages, this series of IP has been applied on a touch controller component by a well-known international IC maker,” said H.P. Lin, Chairman of M31 Technology.
|
M31 Technology Corp. Hot IP
USB 3.2 Gen2/Gen1 PHY IP in TSMC(5nm, 6nm, 7nm,12nm/16nm, 22nm, 28nm, 40nm, 55nm ...
PCIe 4.0 PHY in TSMC(6nm,7nm,12nm,16nm)
MIPI M-PHY v4.1/v3.1 IP in TSMC(5nm, 6nm, 7nm, 12nm,16nm, 22nm, 28nm, 40nm, and ...
MIPI D-PHY RX/TX v1.1 / v1.2 IP in TSMC (12/16nm, 28nm, 40nm, and 55nm process)
SerDes PHY IP(12nm, 14nm, 22nm, 28nm)
Related News
- M31 Technology Develops SRAM Compiler IP on TSMC's 28nm Embedded Flash Process Technology Providing High Performance and Low Power Solutions
- Brand new 32-bit RISC core: XAP3 ASIC processor liberates embedded systems industry with very high code density, low power and software flexibility
- Analog Bits to Demonstrate Power Management and Embedded Clocking and High Accuracy Sensor IP at the TSMC 2024 Open Innovation Platform Ecosystem Forum
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Lattice FPGAs with High I/O Density Bring Low Power Signal Bridging and Interface Management to Edge Devices
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |