USB2.0 OTG PHY supporting UTMI+ level 3 interface - 28HK/55LL
Xilinx and Open-Silicon Announce Hybrid Memory Cube Controller IP for All Programmable FPGAs
New Open-Silicon HMC Controller IP for Xilinx Virtex-7 FPGAs enables system developers to utilize high memory bandwidth and decrease time to market
SAN JOSE, Calif., April 21, 2014 -- Xilinx, Inc. (NASDAQ: XLNX) and Open-Silicon, Inc., both founding developer members of the Hybrid Memory Cube Consortium (HMCC), today announced Hybrid Memory Cube (HMC) controller IP for Xilinx Virtex®-7 FPGAs. The high-performance nature of Virtex-7 FPGAs enables system developers to take advantage of the ultra-high memory bandwidth of the Hybrid Memory Cube and utilize the host-side IP to decrease time to market while providing over 1 Tb/s of serial bandwidth.
Hybrid Memory Cube is a high performance memory solution that delivers unprecedented levels of bandwidth, power efficiency and reliability for networking and computing systems. The Hybrid Memory Cube Consortium successfully defined an industry standard HMC interface in April 2013 and continues to work to build the ecosystem to enable its widespread adoption. Today's joint announcement of host-side controller IP availability for Xilinx FPGAs marks another key date in the evolution of this leading edge technology.
"The availability of new host-side HMC Controller IP furthers the widespread adoption of this revolutionary technology," said Tom Eby, vice president, Compute and Networking Business Unit at Micron. "We are pleased that Xilinx and Open-Silicon have provided a new solution for this growing market."
The Open-Silicon HMC Controller IP offers a seamless interface to HMC. The high-performance controller offers an ultra-low latency core coupled with a flexible user interface. Optimized for Xilinx Virtex-7 FPGA implementation, the IP supports HMC links operating at 12.5 Gb/s per lane. The HMC controller has been tested on Xilinx Virtex-7 FPGAs and, along with the accompanying software stack, allows for the quick integration and evaluation of the HMC technology and performance testing of the HMC links.
"The industry's highest performance HMC interface at 12.5 Gb/s is now enabled by a combination of Xilinx's Virtex-7 FPGAs and Open-Silicon's HMC IP, allowing our mutual customers to achieve extremely high throughput for next generation designs," said Dave Myron, senior director of FPGA product management and marketing at Xilinx.
"We joined HMCC as one of the first developers with the intent to help bring this exciting technology to market with a level of quality that Open-Silicon is known for," said Taher Madraswala, COO, Open-Silicon. "Our networking, computing, and industrial customers are actively seeking ultra-high bandwidth memory solutions. The HMC Controller IP will allow customers to jumpstart their next-generation product development featuring this new high-performance memory solution."
Availability
The Open-Silicon HMC Controller IP is available now, for more information, visit http://www.open-silicon.com/open-silicon-ips/hmc/.
About Open-Silicon, Inc.
Open-Silicon, a leading supplier of advanced IP cores such as Interlaken, and developer of customer-specific products (CSPs), provides ASICs, platforms, concept-to-parts development, customized IP, low-effort derivative design, and state-of-the-art manufacturing solutions. With Open-Silicon, customers benefit from global engineering including an ARM® Technology Center of Excellence, advanced SerDes integration, 2.5D interposer-based package engineering, experienced architects, leading-edge physical design methodology, and embedded software development, all leveraging the industry's best technology from both Open-Silicon and the open market. For more information, visit Open-Silicon's website at www.open-silicon.com or call 408-240-5700.
About Xilinx
Xilinx is the world's leading provider of All Programmable FPGAs, SoCs and 3D ICs. These industry-leading devices are coupled with a next-generation design environment and IP to serve a broad range of customer needs, from programmable logic to programmable systems integration. For more information, visit www.xilinx.com.
|
Related News
- Open-Silicon Announces Industry's First Hybrid Memory Cube Controller IP
- Open-Silicon and Micron Align to Deliver Next-Generation Memory Technology
- Open-Silicon Announces Availability of World's First HMC 2.0 Memory Controller IP
- Xilinx and Pico Computing Announce Industry's First 15Gb/s Hybrid Memory Cube Interface
- Xilinx Making Ground Breaking Network Communication Systems Possible With First Shipments of Transceiver-Packed Virtex-7 X690T FPGAs
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |