Industry's Highest Capacity SoC Interconnect IP Core from DMP Adopted by eSilicon
April 23, 2014 -- Digital Media Professionals Inc. (DMP), a leading provider of 3D/2D graphics and computing intellectual property (IP) cores, announced today that eSilicon Corporation, a leading independent semiconductor design and manufacturing services provider, has adopted DMP Loputo SoC Interconnect IP. eSilicon chose DMP Loputo IP to develop and deliver next-generation SoCs.
DMP Loputo Interconnect IP supports a unique bus structure based on the concept of the multi-layer interconnection matrix with smart arbiter. DMP Loputo Interconnect IP enables SoC designers to achieve lower, smaller die size and offers the ability to reduce the number of interconnect wires to reduce routing congestion at the back-end place and route phase. DMP Loputo Interconnect IP supports various on-chip protocols such as AMBA AXI and OCP.
“Our ASICs are deployed in a wide range of applications and require superior performance, reliability, and lower SoC costs. After examining the available solutions in the industry, it was clear that DMP delivered SoC Interconnect IP that we needed,” said Gino Skulick, vice president and general manager, IC Solutions at eSilicon. “DMP met our functional and performance requirements, and their reputable technology, IP development expertise and strong customer reputation make them a valued supplier.”
“It is quite obvious that the newest SoCs, designed for applications such as Advanced Driver Assistance System (ADAS) need real-time performance with extremely low latency between critical IP blocks such as CPU, GPU and Vision Processor. SoC Interconnect IP handles high-speed communications between each of the processors and common memory. That is the key factor influencing system performance and cost,” said Tatsuo Yamamoto, CEO, DMP.
“Our Loputo Interconnect is groundbreaking proprietary technology based on the accumulation of GPU expertise and highly advanced SoC development experience. It enables our customers to achieve lower power, smaller die area and easier implementation of complex SoCs.”
About DMP
Digital Media Professionals Inc. (TOKYO: 3652) develops industry leading 2D and 3D graphics solutions for global consumer electronics, mobile, embedded and automotive markets. The company was founded in Tokyo, Japan in 2002 and is currently developing several graphics IP cores based on the Khronos™ Group open standards and DMP’s cutting edge 3D graphics IP “Maestro Technology”
|
DMP Inc. Hot IP
Related News
- Industry's Highest Capacity PCI Express 3.0 Controller IP Core From Denali Software Adopted by Cray
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Actions Technology's smart watch SoC adopted VeriSilicon's 2.5D GPU IP
- Canaan's RISC-V based edge AIoT SoC adopted VeriSilicon's ISP and GPU IPs
- Omni Design's High Performance Analog Front Ends are Adopted in Socionext's Next Generation Communications SoCs
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |