DINI Group Verifies Compatibility of Northwest Logic's PCI Express Cores with Virtex-7 ASIC Prototyping Platforms
Update: Rambus Completes Acquisition of Northwest Logic, Extending Leadership in Interface IP (Aug. 27, 2019 )
April 29, 2014 – Northwest Logic and DINI Group announced today that Northwest Logic’s PCI Express® (PCIe®) 3.0 solution, including the Expresso 3.0 Core (PCI Express 3.0 Controller Core) has been validated on DINI Group’s 1, 2, and 4-FPGA ASIC prototyping platforms. This validation was done with 4 lanes running at 5 Gbit/s SERDES rates.
“DINI Group continues to use a variety of Northwest Logic cores to validate our ASIC prototyping platforms.” said Brian Poladian, Senior Engineer at Dini Group, “Northwest Logic provides proven, high-performance solutions that integrate effortlessly into our platforms. We know that when we use IP from Northwest Logic we’ll be able to focus our efforts on prototyping the design rather than wasting time with someone else’s buggy IP.”
DINI Group is the market leader in FPGA-based ASIC prototyping hardware and is currently shipping ASIC prototyping platforms based on Xilinx and Altera FPGAs. The highlight of current generation is the Xilinx Virtex7-based DNV7F4A, which contains four 7V2000T FPGAs. This revolutionary stacked-silicon FPGA is the largest shipping today and dramatically eases the difficult task of logic partitioning. The DNV7F4A is capable of prototyping 56 million ASIC gates. It can also be seamlessly stacked 4 times to support ASIC gate counts in excess of 200 million.
“DINI Group’s FPGA platforms which support 10s of millions of ASIC gates enable developers to effectively prototype large ASIC designs.” said Northwest Logic’s president, Brian Daellenbach. “We are pleased that DINI Group trusts and continues to use our IP to help validate their platforms. This pre-validation ensures that developers will be able to migrate their PCI Express based designs to these platforms quickly and effectively.”
Northwest Logic provides a complete PCI Express Solution. This solution includes Northwest Logic’s high-performance, easy-to-use, silicon-proven Expresso 3.0/2.1/1.1 Cores for PCI Express, DMA Back-End Core which provides high-performance scatter-gather DMA engines, Drivers (Linux & Windows) and Application software. For a complete system design Northwest Logic optionally provides its high-performance DDR4/3/DDR2/1, LPDDR4/3/2/1 SDRAM and HBM, MRAM, RLDRAM 3/11 Memory Controller Cores and add‐on cores (AXI/AHB, Multi-Port, Reorder, etc.). These solutions are available separately or as a single, fully integrated solution.
About DINI Group
DINI Group is an established leader in large, FPGA-based boards, critical IP, and systems. DINI Group FPGA boards are used in large quantities for ASIC and SOC prototyping, low-latency trading, and high performance computing. From their corporate campus in La Jolla, California, DINI Group employees have supplied over twelve billion ASIC gates.
About Northwest Logic
Northwest Logic, founded in 1995 and located in Beaverton, Oregon, provides high-performance, silicon-proven, easy-to-use IP cores including high-performance PCI Express solution (PCI Express 3.0, 2.1 and 1.1 cores and drivers), Memory Interface Solution (DDR4/3/2, LPDDR4/3/2 SDRAM; HBM, MRAM, RLDRAM 3/II), and MIPI Solution (CSI-2, DSI). These solutions support a full range of platforms including ASICs, Structured ASICs and FPGAs. For additional information, visit www.nwlogic.com.
|
Related News
- Northwest Logic's PCI Express Gen3 Core and S2C's Virtex-7 ASIC Prototyping Platform fully validated together
- Aldec Verifies Compatibility of Northwest Logic's PCI Express Cores with HES-7 SoC/ASIC Prototyping Platform
- DINI Group Now Shipping Biggest, Fastest, ASIC Prototyping Platform
- Aldec's HES UltraScale+ Reconfigurable Accelerator and Northwest Logic's PCI Express Cores Provide Proven PCI Express Solution
- DINI Group Now Shipping HDMI Video Processing Platform for ASIC Prototyping
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |