ARM Code to Run on MIPS-based Processors
![]() |
ARM Code to Run on MIPS-based Processors
By David Larner, Embedded Systems
October 15, 2001 (9:29 a.m. EST)
URL: http://www.eetimes.com/story/OEG20011015S0010
Transitive Technologies, a developer of CPU morphing software, and Alchemy Semiconductor, an Austin-based fabless semiconductor company has announced they are working together to enable application software written for ARM-based platforms to run on the Alchemy's family of high performance, low power MIPS microprocessors and evaluation platforms. Transitive's Dynamite A/M is providing Alchemy with a "Synthetic ARM" CPU software engine that enables their family of products to translate ARM binary code to MIPS binary code. It will scale Alchemy's current family of products, which include the 400 MHz, 1/2 watt Au1000 and the PCI enabled Au1500. This technology utilises a CPU configurable software platform that allows code written for a subject instruction set architecture (ISA) to transparently run a target ISA at native speeds or better. The current implementation of Dynamite A/M runs on a Linux operating system. The company plans to develop future versions of Dynamite A/M next year, supporting WinCE as well as other relevant operating systems. Transitive is demonstrating its ARM to MIPS platform, called Dynamite A/M, on Alchemy's reference design at the Microprocessor Forum in San Jose this week, October 15-17.
Related News
- Transitive Technologies and Alchemy Semiconductor Collaborate to Enable ARM Binary Code to Run on Alchemy's MIPS-based Processors
- On2 Joins MIPS Alliance Program; Leading Video Codec Solutions Now Available for MIPS-Based Processors
- RMI(R) Records the Shipment of One Million MIPS-Based(TM) Processors to Networking, Security, Wireless and Consumer Markets
- New MIPS-based Family of Embedded Processors from QuickLogic Expands QuickMIPS FPGA-Enabled Product Offering
- Axis Systems’ Xtreme Verification Tool Selected to Verify Hardware and Software for PMC-Sierra’s Next-Generation MIPS-based Processors
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |