ARM Code to Run on MIPS-based Processors
![]() |
ARM Code to Run on MIPS-based Processors
By David Larner, Embedded Systems
October 15, 2001 (9:29 a.m. EST)
URL: http://www.eetimes.com/story/OEG20011015S0010
Transitive Technologies, a developer of CPU morphing software, and Alchemy Semiconductor, an Austin-based fabless semiconductor company has announced they are working together to enable application software written for ARM-based platforms to run on the Alchemy's family of high performance, low power MIPS microprocessors and evaluation platforms. Transitive's Dynamite A/M is providing Alchemy with a "Synthetic ARM" CPU software engine that enables their family of products to translate ARM binary code to MIPS binary code. It will scale Alchemy's current family of products, which include the 400 MHz, 1/2 watt Au1000 and the PCI enabled Au1500. This technology utilises a CPU configurable software platform that allows code written for a subject instruction set architecture (ISA) to transparently run a target ISA at native speeds or better. The current implementation of Dynamite A/M runs on a Linux operating system. The company plans to develop future versions of Dynamite A/M next year, supporting WinCE as well as other relevant operating systems. Transitive is demonstrating its ARM to MIPS platform, called Dynamite A/M, on Alchemy's reference design at the Microprocessor Forum in San Jose this week, October 15-17.
Related News
- Transitive Technologies and Alchemy Semiconductor Collaborate to Enable ARM Binary Code to Run on Alchemy's MIPS-based Processors
- On2 Joins MIPS Alliance Program; Leading Video Codec Solutions Now Available for MIPS-Based Processors
- RMI(R) Records the Shipment of One Million MIPS-Based(TM) Processors to Networking, Security, Wireless and Consumer Markets
- New MIPS-based Family of Embedded Processors from QuickLogic Expands QuickMIPS FPGA-Enabled Product Offering
- Axis Systems’ Xtreme Verification Tool Selected to Verify Hardware and Software for PMC-Sierra’s Next-Generation MIPS-based Processors
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |