Can ARM succeed in the entry-level server space?
by Tarinder Sandhu, HEXUS.net
May 6, 2014
ARM is best known as the company behind the CPU architecture that powers the vast majority of the world's smartphones and tablets. This is because ARM's reduced instruction-set computing (Risc) architecture, which uses small, optimised instructions, is an ideal fit for energy-efficient processing - a must for mobile devices. Though ideally designed for mobile, there are now compelling reasons why ARM's instruction-set architecture can be used for a number of server/datacentre applications.
The backbone of ARM's appeal in the entry-level server space stems from the introduction of the ARMv8-A Architecture, announced in October 2011 and now implemented in high-end processors such as the Cortex-A57 and Cortex-A53. ARMv8-A's standout feature is 64-bit support, known as AArch64, though supporting hardware can also process 32-bit instructions. Want to play in server? You absolutely need 64-bit hardware and software support.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Arm Ltd Hot IP
Related News
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset