Achronix Announces PCI-SIG Compliance for Hardened PCI Express on Speedster22i FPGAs
Santa Clara, Calif., May 6, 2014 – Achronix Semiconductor Corporation today announced that its 22nm Speedster22i devices have achieved PCI-SIG® compliance with the PCI Express® (PCIe®) 3.0 Specification for x8 lanes. The Speedster22i devices successfully passed the PCI-SIG Compliance and Interoperability Tests at the PCI-SIG workshop and are now included in the PCI-SIG integrators list. Based on Intel’s 22nm Tri-gate technology, Speedster22i devices are the only FPGAs shipping today that contain a wide range of embedded hard IP – including PCI Express Gen3 with integrated DMA Engine, DDR3, 100G Ethernet and Interlaken.
Hardening key interface IP in the Speedster22i devices frees up a substantial portion of the programmable logic fabric, increasing the effective capacity of the FPGA and reducing the overall power consumption. Additionally the embedded hard IP in Speedster22i HD FPGAs eliminates the cost of purchasing, integrating, closing timing and testing the functions that are required when soft IP is used. The PCI Express logic cores used in Speedster22i devices support Gen 1, 2 and 3 in x1, x4 and x8 configurations and are supplied by Northwest Logic. Speedster22i HD devices are the only FPGAs with an integrated DMA engine hardened as part of the PCI Express core. This provides additional cost, performance and power advantages vs. a soft implementation.
“We embedded the Northwest Logic PCI Express IP because it is an industry-leading, silicon-proven solution,” said Steve Mensor, Vice President of Marketing at Achronix. “Our customers require fully proven functional solutions and that’s what we are delivering with the embedded IP in our 22nm Speedster22i devices.”
“Our PCI Express IP has been successfully deployed in hundreds of applications in both hard and soft implementations,” said Brian Daellenbach, President, Northwest Logic. “We are excited to see our IP play a role in the Speedster22i success story.”
The Speedster22i HD1000 and HD680 devices are shipping today and have the following embedded hard IP: PCIe Gen3 x8 controllers, DDR 2/3 controllers, 10/40/100G Ethernet controllers and 12x10G Interlaken controllers. A video demonstration of the Speedster22i hardened PCI Express IP is available at http://www.achronix.com/products/videos/pci-express-demo.html.
About Achronix Semiconductor Corporation
Achronix is a privately held fabless corporation based in Santa Clara, California. Achronix builds application targeted field programmable gate arrays (FPGAs) built on Intel’s (NASDAQ:INTC) process technology. Achronix ACE design tools include integrated support for Synopsys (NASDAQ:SNPS) Synplify Pro. Achronix has sales offices and representatives in the United States, Europe, and China, and has a research and design office in Bangalore, India. Find out more at http://www.achronix.com.
|
Search Silicon IP
Related News
- Altera's 40-nm Stratix IV GX FPGAs Achieve PCI-SIG Compliance for the PCI Express 2.0 Architecture
- PLDA Achieves PCI Express 4.0 Compliance for its XpressRICH PCIe Controller IP During the First Official PCI-SIG PCIe 4.0 Compliance Workshop
- Mobiveil's GPEX PCI Express 3.0 IP Passes PCI-SIG PCIe 3.0 Compliance Testing
- PLX Achieves Industry-First Compliance of PCI Express 3.0 Switches on Exclusive PCI-SIG Integrators List
- PLDA's XpressRICH3-AXI PCI Express 3.0 IP with AMBA AXI Support Passes PCI-SIG PCIe 3.0 Compliance Testing
Breaking News
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- YorChip announces patent-pending Universal PHY for Open Chiplets
- PQShield announces participation in NEDO program to implement post-quantum cryptography across Japan
Most Popular
- Qualitas Semiconductor Signs IP Licensing Agreement with Edge AI Leader Ambarella
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura's Cyberthreat Intelligence Tool
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Alchip Opens 3DIC ASIC Design Services
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
E-mail This Article | Printer-Friendly Page |