IP Workshop at 51st DAC: "Driving Quality to the Desktop of the DAC Engineer"
IPextreme teams with TSMC, Atrenta, and Sonics to focus on IP quality at DAC 2014
Campbell, Calif. – May 14, 2014 – IPextreme, Inc. today announced that it will again team with TSMC, Atrenta, and Sonics to present an IP workshop on Sunday, June 1, 2014 from 1:00 to 5:00 PM at the 51st Design Automation Conference (DAC) in San Francisco, California. This in-depth, interactive workshop will demonstrate a complete flow, using de facto industry standards, for designing, packaging, and integrating semiconductor IP, ensuring that quality metrics are observed and preserved throughout the flow on the engineer’s desktop.
The quartet of companies delivered a similar workshop last year at 50th DAC in Austin, Texas and, in response to customer demand, will reprise it with updated content. As before, the companies will present how their individual products work together in a cohesive fashion for the benefit of the SoC designer:
The quartet of companies delivered a similar workshop last year at 50th DAC in Austin, Texas and, in response to customer demand, will reprise it with updated content. As before, the companies will present how their individual products work together in a cohesive fashion for the benefit of the SoC designer:
- TSMC will explain the TSMC9000 quality standards and how they benefit both IP providers and IP consumers;
- Atrenta will demonstrate the use of SpyGlass® and the Atrenta IP Kit for the analysis of IP against a set of standard quality metrics;
- Sonics will demonstrate the creation of configurable IP and the manner in which it is validated and checked against quality metrics using the TSMC Soft IP Kit 2.0 flow;
- IPextreme will demonstrate the use of Xena™ for storing and managing completed IP products, showcase how users can configure IP on the fly, and re-verify the quality metrics produced from the IP Kit in the Cloud.
The workshop will realistically demonstrate how engineers from different companies use their proprietary tools and technology to work together to produce high quality, first-time-correct IP products. Ample time will be allocated throughout the workshop for open discussion and technical questions from the audience. Attendees are encouraged to engage the presenters at all stages of the workshop.
Essential Details
IP Workshop: Driving Quality to the Desktop of the DAC Engineer
Sunday Half Day Workshop, Session 7W
June 1, 2014 from 1:00 to 5:00 PM
Moscone Center South, Room 202
Cost: $105 IEEE /ACM Member; $135 Non-member
For more information about this collaborative IP workshop, including a complete agenda and details on presenters from each company, please visit the official DAC website at http://www2.dac.com/events/eventdetails.aspx?id=170-7-W.
Those interested in attending the workshop should indicate this upon registering for DAC. Please visit https://dac.com/content/registration-rates, click “Register Now,” and check the box for “W7. IP Workshop: Driving Quality to the Desktop of the DAC Engineer” on the drop-down list when prompted. There is a fee associated with this workshop, payable to DAC. Workshops are free of charge for those attending DAC under an “All Inclusive” registration. No minimum conference registration is required to attend this workshop.
About Atrenta Inc.
Atrenta's SpyGlass Predictive Analyzer® significantly improves design efficiency for the world's leading semiconductor and consumer electronics companies. Patented solutions provide early design insight into the demanding performance, power and area requirements of the complex system on chips (SoCs) fueling today's consumer electronics revolution. More than two hundred forty companies and thousands of design engineers worldwide rely on SpyGlass to reduce risk and cost before traditional EDA tools are deployed. And with the addition of BugScope™, verification efficiency is also enhanced, allowing engineers and managers to find the fastest and least expensive path to silicon for complex SoCs.
SpyGlass from Atrenta: Insight. Efficiency. Confidence. www.atrenta.com.
About Sonics, Inc.
Sonics, Inc. (Milpitas, Calif.) is the global leader in trusted on-chip network (NoC) technologies used by the industry’s top semiconductor and electronics product companies. Sonics was the first company to develop and commercialize NoCs, accelerating volume production of complex systems-on-chip (SoC) that contain multiple processor cores. Our comprehensive NoC portfolio delivers the communication performance required by today’s most advanced consumer digital, communications and information technology devices. Sonics’ NoCs are integral to the success of SoC design platforms that innovators such as Broadcom®, Intel®, Marvell®, MediaTek, and Microchip® rely on to meet their most demanding SoC integration and time-to-market requirements. Sonics’ holds more than 138 patent properties supporting products created by a global customer list that have shipped more than two billion SoCs.
For more information, visit sonicsinc.com.
About IPextreme, Inc.
Founded in 2004, IPextreme is a privately held company providing an array of innovative business and technical solutions focused around the licensing of semiconductor intellectual property (IP) within the global electronics market. Working with the largest semiconductor companies in the world, including Freescale, Infineon, Intel, NXP, National Semiconductor, and Texas Instruments, IPextreme unlocks the value of captive intellectual property assets and then licenses that IP to other companies. IPextreme’s cloud-based Xena™ software provides semiconductor and IP companies with enterprise-level management of their entire IP portfolios and operations. In 2010, IPextreme created Constellations™, a collective of independent IP companies and industry partners working together at both the marketing and engineering levels to develop and promote advanced IP solutions to common customers.
IPextreme has over 100 customers in more than twenty countries. Offices are located in Campbell, California; Munich, Germany; and Tokyo, Japan, with representatives in Europe, China, India, Israel, Korea, and Taiwan.
To learn more, please visit http://www.ip-extreme.com. You can also follow us on Twitter @ipextreme and check out the collection of original videos on our IP WATCH channel on YouTube at https://www.youtube.com/user/watchipextreme.
|
Related News
- IP Workshop at DAC: "Driving Quality to the Desktop of the DAC Engineer"
- Codasip Presence at upcoming events: China Roadshow, DAC 2019, and RISC-V Workshop Zurich
- Socionext Establishes "ForteArt" to Enhance Sound Quality in Wide Range of Applications
- PLDA Announces Second Annual "PLDA Design Day", in Shanghai, China - a Free Design Workshop, 100% Focused on PCIe Design
- OmniPhy to Present "Designing IPs For Automotive Applications," at DAC 2015 in San Francisco
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |