English
GUC Unveils Its First 16nm IP
DDR4 IP Targets TSMC’s 16nm FinFET Process
Hsinchu, Taiwan, May 22, 2014 - Global Unichip Corp. (GUC), the Flexible ASIC Leader, revealed today that it has successfully silicon proved 16nm DDR4 IP at TSMC, making it one of GUC’s first IP available for TSMC’s 16nm FinFET (16FF) process.
The new 16FF DDR4 PHY IP operates at up to 3.2 gigabytes per second (Gbps), a 50 percent increase in speed over previous generation DDR3 IP, while reducing power by 25 percent at the same speed. It takes full advantage of TSMC’s 16FF process, achieving 3.5Gbps speed on the external loopback test and running write/read operation up to 2.7Gbps with a 2.4Gbps DDR4 DRAM successfully.
The new16FF DDR4 IP features a DRAM link up and 40 percent core power reduction at the same speed compared to DDR3 IP on 28nm technology. GUC’s 16FF DDR4 IP results were first unveiled at the TSMC North America Technology Symposium on April 22, 2014.
The 16FF DDR4 IP is built in a PHY training mode that easily boots, saves evaluation time and optimizes data strobe positioning. Specifications used for the test chip also called for the use of ASE’s Flip Chip package (FCBGA) and multi-layer build up substrate manufactured by Nanya PCB. The new IP targets a variety of high-speed networking and server applications.
“This 16FF DDR4 IP represents a real design breakthrough. It is one of the highest performance DDR4 IP to target TSMC’s 16nm process and represents an early opportunity for advanced technology designers to begin work on their next-generation devices,” said Jim Lai, President, GUC.
About GUC
GLOBAL UNICHIP CORP. (GUC) is the Flexible ASIC LeaderTM that provides the semiconductor industry with leading IC implementation and SoC manufacturing services. Based in Hsinchu Taiwan, GUC has developed a global reputation with a presence in China, Europe, Japan, Korea and North America. GUC is publicly traded on the Taiwan Stock Exchange under the symbol 3443. For more information, visit www.guc-asic.com.
|
||||||
Related News
- Cadence Offers Immediate Availability of DDR4 PHY IP on TSMC 16nm FinFET Process
- GUC Successfully Rolls out HBM2 Total Solution
- Cadence Announces DDR4 and LPDDR4 IP Achieve 3200 Mbps on TSMC 16nm FinFET Plus Process
- PLDA and GUC Delivers Fully Integrated PCI Express Gen 4 Solution for TSMC's 16nm FinFET Plus Process
- GUC Demonstrates Industry's First TSMC 16nm Low Leakage USB 3.1 PHY IP
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |