Silicon Creations Provides CERN with High-Performance SerDes IP
SerDes Output Channel Bit Error Rate of 1E-21 Predicted
SUWANEE, GA. –– May 28, 2014 –– Silicon Creations, supplier of high-performance semi-custom analog and mixed-signal intellectual property (IP), today announced that CERN, the European Organization for Nuclear Research, selected its SerDes interface IP for use in the next-generation detector in the Large Hadron Collider.
CERN recently tested the SerDes output channel and found extremely low jitter levels predicting bit error rates 1,000,000,000X better than conventional SerDes 1E-12 levels.
“We selected Silicon Creations to provide us with a SerDes for the associative memory chip we plan to use in the next-generation detector in the Large Hadron Collider,” says Alberto Annovi, project leader CERN Fast Tracker Detector. “Silicon Creations support was prompt and the IP works as claimed. The link in our chip has proven robust –– our Bit Error Rate testing implies an error rate better than 10E-21 at 2Gbps, easily sufficient for our purposes.”
The Silicon Creations’ SerDes architecture has been proven in processes ranging from 180- to 28-nanometer and is available for custom, semi-custom and standards-based applications including JESD204, XAUI, CPRI, SGMII, V-by-one, Infiniband and Serial RapidIO.
“We’re honored that CERN selected our SerDes in the Large Hadron Collider Detector processing channel,” comments Andrew Cole, Silicon Creations’ vice president of business development. “The performance they have measured matches our expectations and meets their very exacting requirements. It gives us great pleasure to have a role in such important work.”
Silicon Creations at DAC
Silicon Creations will exhibit at the 51st Design Automation Conference (DAC) and demonstrate its portfolio of silicon IP in Booth #1101. DAC will be held Monday, June 2, through Wednesday, June 4, from 9 a.m. until 6 p.m. at the Moscone Center in San Francisco.
The DAC website is found at: www.dac.com.
About Silicon Creations
Silicon Creations is focused on providing world-class silicon intellectual property (IP) for precision and general-purpose timing (PLLs), SerDes and high-speed differential I/Os. Silicon Creations’ IP is in mass production from 28- to 180-nanometer process technologies. With a complete commitment to customer success, its IP has an excellent record of first silicon to mass production in customer designs. Silicon Creations, founded in 2006, is self-funded and growing. The company has development centers in Atlanta, Ga., and Krakow, Poland, and worldwide sales representation. For more information, visit www.siliconcr.com.
|
Silicon Creations Hot IP
Related News
- Silicon Creations Selects Mentor Graphics Software for High-Performance Analog and Mixed-Signal IP Verification
- Synopsys Demonstrates Silicon Proof of DesignWare 112G Ethernet PHY IP in 5nm Process for High-Performance Computing SoCs
- Silicon Creations' SerDes Technology Designed into Novatek 8K TV SoC on TSMC 12nm Process
- Tenstorrent Achieves First-Pass Silicon Success for High-Performance AI Processor SoC Using Synopsys' Broad DesignWare IP Portfolio
- Coherent Logix Selects Kandou's SerDes IP for its Low-Power, High-Performance C-Programmable Processors
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |