English
Barco Silex announces new AES-GCM core supporting up to 100 Gbps with optimized area
Louvain-la-Neuve, Belgium --- June 19, 2014 -- Barco Silex, a leading provider of cryptography IP cores, announced today the new AES-GCM (BA415) IP core for 10 to 100 Gbps applications.
The AES-GCM (Galois Counter Mode) is an authenticated encryption algorithm which combines the AES counter mode for encryption and the Galois field multiplier for the authentication.
Our AES-GCM core is designed to provide high performance within a small area. Thanks to our unique architecture, we propose a flexible solution enabling trade-off between area, performance and technology. The AES-GCM core is available for ASIC and FPGA technology. Its low area footprint enables implementation with mid-range FPGA devices.
The AES-GCM IP core is ideal for high speed networking and storage. The algorithm is well suited for applications like Optical Transport Network (OTN), broadband access and storage. AES-GCM is referenced in multiple standards such as, MACsec and IPsec.
“It is an obvious choice for networking applications that require high performance and efficient use of silicon resources.” said Sebastien Rabou, Crypto Product Manager of Barco Silex. “The easy integration combined with an unrivaled performance to cost ratio confirms the leadership of Barco Silex in terms of high quality cryptographic IP cores”
About Barco Silex
Barco Silex is a leader in Intellectual Property (IP) cores, reference designs and electronic engineering services (ASIC, FPGA, DSP, Board). Thanks to its continued stream of innovations, Barco Silex provides state-of-the-art solutions in video, avionics, encryption and security. For more information about Barco Silex: www.barco-silex.com
|
||||||
Related News
- IntoPIX Announces Its New Generation Of AES IP-Cores Supporting Higher Bitrate Up To 10/100 Gbps With Optimized Footprint To Secure Network Transmission In AV Applications.
- Radiocomp releases their CPRI v4.0 compliant IP core for LTE, WCDMA, CDMA and WIMAX supporting speeds up to 6.144 Gbps independently from the selected silicon technology
- IP Cores, Inc. Delivers a 10 Gbps AES-GCM FPGA Implementation
- Barco Silex presents JPEG2000 encoder core optimized for digital cinema & broadcasting
- IPrium releases 100 Gbps Polar Encoder and Decoder
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |