5V Library for Generic I/O and ESD Applications TSMC 12NM FFC/FFC+
MOSCAD Design & Automation Releases Ultra low-power Voltage regulator cell in 55nm
June 25, 2014 -- MOSCAD Design & Automation has released a new version of its ultra-low power voltage regulator cell in UMC 55nm Low Power CMOS process.
Total power consumption, to which leakage is an increasing contributor, is increasing as technology scaling progresses. This poses a challenge in reducing power consumption of cells designed to be used in 65/55 nm and below.
The VR3_12_1 provides a 1.2V output with an input ranging from 1.6 to 3.6 V. It offers ultra-low quiescent current of less than 2µA, including the built-in Bandgap reference circuit. This makes the cell ideally suited for wireless portable devices and any other battery operated devices.
The VR3_12_1 is a member of MOSCAD’s family of High-Performance analog and mixed-signal IP which can be easily integrated into Analog- or Mixed-Signal SoC’s.
Specifications and product brief
|
MOSCAD Design & Automation Hot IP
Related News
- SESAME BIV standard cell library: Dolphin Integration's ultra low-power solution for always-on blocks
- Aplus to Provide Low-Power, Low Voltage (1.8V) Operation EEPROM Macro Solution at UMC
- Massana, XEMICS Partner To Offer A Combined RISC and DSP Core For Ultra Low-Power, Low-Voltage Applications
- LeapMind's Ultra Low-Power AI accelerator IP "Efficiera" Achieved industry-leading power efficiency of 107.8 TOPS/W
- eMemory and UMC Expand Low-Power Memory Solutions for AIoT and Mobile Markets with 22nm RRAM Qualification
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |