Scalable, On-Die Voltage Regulation for High Current Applications
Dolphin Integration announce the availability of new ROM TITAN and ultra low leakage standard cell library SESAME BIV at TSMC 55 nm LP eFlash
Grenoble, France – July 15, 2014 -- Dolphin Integration are proud to announce the availability of the new ROM TITAN and the ultra low leakage SESAME BIV at 55 nm LP eFlash.
These two new products come to enrich the large panoply of Dolphin Integration at 55 nm LP eFlash, which now count: RAM, DpRAM, ROM, foundry sponsored ultra-high-density standard cell library and ultra-low-leakage standard cell library.
The new architecture of ROM, named TITAN allows Dolphin Integration users to:
- reduce their die cost thanks to key patent for high density with a single metal programming layer, earning its qualifier of sROMet
- extend their battery life thanks to a minimal leakage in memory periphery
- facilitate integration with a large number of MUX options and high flexibility for address range
Tha ultra low leakage standard cell library allows for its part to:
- reduce drastically the leakage (1/700) compared to a traditional standard cell library
- power always-on logic power domains thanks to direct battery connection
- reduce the die cost thanks to the absence of regulators (low BoM)
For more information about the:
- sROMet TITAN TSMC 55 nm LP eF click here
- SESAME BIV TSMC 55 nm LP eF click here
Or contact Dolphin Integration Library Marketing Manager at libraries@dolphin-ip.com
About Dolphin Integration
Dolphin Integration contribute to "enabling mixed signal Systems-on-Chip". Their focus is to supply worldwide customers with fault-free, high-yield and reliable kits of CMOS Virtual Components of Silicon IP, based on innovative libraries of standard cells, flexible registers and low-power memories. They provide high-resolution converters for audio and measurement, regulators for efficient power supply networks, application optimized micro-controllers.
They put emphasis on resilience to noise and drastic reductions of power-consumption at system level, thanks to their own EDA solutions missing on the market for Application Hardware Modeling as well as early Power and Noise assessment In addition strong experiences in ASIC/SoC design and fabrication, plus privileged foundry portal even for small or medium volumes, makes them a genuine one-stop shop covering all customers’ needs for specific requests.
|
Dolphin Design Hot IP
Related News
- Dolphin Integration offers first standard cell library to enable a leakage reduction of 1/350 at 65 and 55 nm
- Ultra high density standard cell library SESAME uHD-BTF to enrich Dolphin Integration's panoply at TSMC 90 nm eF and uLL
- Dolphin Integration announce availability of their 6-Track Standard Cell Library SESAME HD for the 65 nm LP process
- SESAME BIV standard cell library: Dolphin Integration's ultra low-power solution for always-on blocks
- TSMC's Extremely Low Leakage Devices on 180nm eLL process empowers Dolphin Integration's IP offering
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |