Register File with low power retention mode and 3 speed options
IBM Preps for Post-Silicon Era
Rick Merritt, EETimes
7/14/2014 07:05 PM EDT
SAN JOSE, Calif. – A post-silicon era is coming quickly, a veteran semiconductor executive at IBM said after his company announced it will spend as much as $3 billion in the next five years on R&D programs to drive to and beyond the limits of silicon.
The spending does not represent an increase or any specific new programs at IBM Research. Rather, it is a statement of IBM's commitment to core hardware technology amid reports that the company is looking to sell its two chip fabs.
Analysts and insiders have said IBM may sell its East Fishkill, N.Y., and Burlington, Vt., fabs this year, most likely to Globalfoundries, but retain its research efforts. IBM is not commenting on the reports, but it did summarize its extensive research efforts across a broad array of chip-related programs.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Google Preps for IBM, ARM Shift
- IBM leaves semiconductors - end of an era
- New IBM SyNAPSE Chip Could Open Era of Vast Neural Networks
- Mentor Graphics Accelerates SoC and Embedded System Delivery with a Native Embedded Software Environment for Pre- and Post-Silicon Development, Embedding QEMU, SystemC and Emulation
- Infineon Relies On DAFCA for Post-Silicon Validation
Breaking News
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
- Cadence Advances AI in the Cloud with Industry-First DDR5 12.8Gbps MRDIMM Gen2 Memory IP System Solution
- Thalia joins GlobalFoundries' GlobalSolutions Ecosystem to advance IP reuse and design migration
- MosChip® to showcase Silicon Engineering Services at TSMC 2025 North America Technology Symposium
- Alphawave Semi Audited Results for the Year Ended 31 December 2024
Most Popular
- New Breakthroughs in China's RISC-V Chip Industry
- Cadence to Acquire Arm Artisan Foundation IP Business
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- Shifting Sands in Silicon by Global Supply Chains