Uniquify Offers DDR Memory IP Webinar Series
Webinars Feature Talks on Uniquify’s Fastest, Lowest Power and Cost, Smallest DDR Memory Subsystem IP
SAN JOSE, CALIF. –– July 22, 2014 –– Uniquify, a leading high-performance semiconductor intellectual property (IP) and system-on-chip (SoC) design, integration and manufacturing services supplier, announced today that three webinars on its DDR memory subsystem IP are available for viewing on its website.
In each webinar, design engineers will learn why Uniquify’s DDR memory subsystem IP is the fastest, smallest with the lowest cost on the market today. The first, titled “World’s Fastest DDRx,” demonstrates how its dynamic self-calibrating logic (DSCL) technology revolutionizes DDR memory subsystem IP design, an approach that saves hours and days of work. In the second, “World’s Lowest Power DDR,” Uniquify’s adaptive DDR technology is profiled and highlights how designers get the lowest power DDR available. The third webinar, “World’s Smallest Area and Lowest Cost DDR,” showcases Uniquify’s adaptive DDR technology and its ability to optimize area usage to provide the lowest cost. Discover
The webinars are accessible by registration only on the Uniquify website: www.uniquify.com. Registration can be found at: http://tiny.cc/t0o0ix.
About Uniquify
Uniquify is a rapidly growing system-on-chip (SoC) design, integration and manufacturing services supplier, and innovative developer of high-performance semiconductor intellectual property (IP) offering the world’s fastest DDR memory IP. Its “ideas2silicon” services range from specification development and front-end design through physical design and delivery of packaged, tested chips. It offers 65-, 40- and 28-nanometer SoC design expertise, integration and manufacturing services to leading semiconductor and system companies worldwide. Uniquify’s adaptive DDR subsystem IP offers the highest DDR performance with the lowest power, smallest area and the best system reliability –– a result of its patented self-calibrating technology. Uniquify’s headquarters and primary design center is in San Jose, Calif., with additional design and technical sales and support teams in China, India, Japan, Korea and Vietnam. For more information, visit: www.uniquify.com.
|
Related News
- Uniquify Joins FDXcelerator Program to Deliver DDR Memory IP to GLOBALFOUNDRIES 22FDX Technology Platform
- Uniquify's DDR Memory IP Cracks Broadband, Cellular Communications, DSL, HDTV, Image Processing, Networking, Test and Measurement, Video Equipment Markets
- Uniquify Offers 10-Minute Mini-Webinar on DSCL for Achieving the World's Fastest DDR
- Uniquify to Demonstrate World's Fastest DDR Memory Subsystem IP at DesignCon
- Pixelworks Selects Uniquify's DDR Memory Controller Subsystem IP for System Performance, Field Reliability in its 4Kx2K Ultra High Definition TVs, Digital Projector Solutions
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |