English
Process Detector (For DVFS and monitoring process variation)
Intel Outlines 14nm, Broadwell
Rick Merritt, EETimes
8/11/2014 03:36 PM EDT
SANTA CLARA, Calif. -- Intel provided the first details of its 14nm process technology, now qualified for volume production in an Oregon fab, and gave a sneak peak at Broadwell, its first CPU to use it.
Intel claims its 14nm process delivers a lower cost per transistor than its 22nm node thanks to aggressive area scaling using self-aligned double-patterning lithography. It said the process will enable a new class of x86-based 2-in-1 tablet/notebooks less than 9 mm thick that will be on store shelves before the end of the year.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related News
- The 5th Generation Intel Core Family of Processors Arrive to Transform Computing Experiences, 'Cherry Trail' Shipping
- Intel Outlines Financial Framework for Foundry Business, Sets Path to Margin Expansion
- Intel Promises to Boost 14nm Production
- Report: Intel to outsource 14nm chip production to TSMC
- Microsoft Outlines Hardware Architecture for Deep Learning on Intel FPGAs
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset