English
Nvidia Flexes Custom 64-Bit ARM
Rick Merritt, EETimes
8/12/2014 08:25 AM EDT
CUPERTINO, Calif. — Nvidia has opened the hood on its custom 64-bit ARM core first announced in January 2011. "Denver" is an ARM processor that uses microcode to enable a novel execution optimizer.
Two cores will ship this year in an SoC that is an upgrade to Nvidia's Tegra K1, targeting tablets. The existing 32-bit chip targets Android and is used in an Acer Chromebook, Google's Project Tango tablet, Xaomi's MyPad, and Nvidia's own Shield tablet.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related News
- IAR Systems introduces 64-bit Arm core support in leading embedded development tools
- Renesas Launches New General-Purpose 64-Bit RZ/G2L Group of MPUs with Latest Arm Cortex-A55 for Improved AI Processing
- Pushing the boundaries of performance and security to unleash the power of 64-bit computing
- Andes Technology Features 32-bit A25MP and 64-bit AX25MP RISC-V Multicore Processors With Andes Custom Extension at TSMC 2019 Open Innovation Platform Ecosystem Forum
- Ampere Launches to Accelerate Hyperscale Cloud Computing Innovations
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset