Rambus Reveals Latest Innovation for Chip Interfaces
Yellowstone FlexPhase™ Circuit Technology Brings Flexibility, Simplicity and Savings to Memory System Design
LOS ALTOS, Calif., July 8, 2002 - Rambus Inc. (NASDAQ:RMBS), the world's leading developer of chip-to-chip interface technology, today introduced its FlexPhase™ circuit technology, a key component of the ultra-fast, next-generation signaling technology, codenamed Yellowstone. Together with Differential Rambus Signaling Levels (DRSL) and Octal Data Rate (ODR), the FlexPhase technology enables Yellowstone's 3.2 to 6.4 GHz data rate resulting in memory bandwidths of 10 to 100 GB/s. Showcasing the revolutionary memory signaling technology for the first time, Rambus publicly demonstrated Yellowstone at the recent Rambus Developer Forum (RDF) in Japan, July 2-3, 2002.
Yellowstone offers a quantum leap in performance in memory signaling while lowering system cost through pin-count reduction and the elimination of external termination resistors. The flexible architecture enables customized memory solutions to satisfy various market needs over the next decade, including video game consoles, networking, and PC graphics.
"Using Yellowstone with FlexPhase circuit technology, Rambus customers will receive next-generation signaling technology at surprisingly attractive cost points," said Laura Fleming, vice president of the Special Products Division at Rambus. "With its automatic centering of data and clock, FlexPhase enables a quick and easy design solution, which is a real technological breakthrough for memory systems."
The FlexPhase technology represents a major departure from traditional circuit technologies. As its name implies, the FlexPhase technology enables flexible phase, allowing precise on-chip alignment of data with clock, thereby eliminating the need for PCB trace length matching and strict PCB timing constraints. Memory system designers are able to circumvent matching adjacent data traces to an associated clock or strobe, thus can develop much simpler and more compact memory layouts. Unlike traditional serial link approaches, this technology does not use an embedded clock and consequently allows chip connections to avoid the added latency and 20 percent bandwidth penalty associated with eight- to 10-bit encoding. In addition, FlexPhase enables in-system timing characterization and self-test functionality accurate to within 2.5ps.
Yellowstone is available for licensing now. Rambus is currently working with customers and expects to see systems with the technology by 2004. For more information about Yellowstone and other Rambus products, visit the Rambus web site at www.rambus.com.
About Rambus Inc.
Rambus is the leading developer and marketer of breakthrough chip-to-chip interface technology, products and solutions to the electronics industry. The company licenses its technology in the form of ASIC cells that are incorporated into high-performance memory and logic chips by 25 of the world's top semiconductor makers. The company's ASIC cells and system-level solutions are incorporated into hundreds of unique electronic products.
Rambus is a registered trademark and FlexPhase is a trademark of Rambus Inc. Other trademarks that may be mentioned in this release are the intellectual property of their respective owners.
This press release contains forward-looking statements. These statements are based on current expectations, estimates and projections about the Company's industry, management's beliefs, and certain assumptions made by the Company's management. You can identify these and other forward-looking statements by the use of works such as "may", "will", "should," "expects," "plans," "anticipates," "believes," "estimates," "predicts," "intends," "potential," "continue" or the negative of such terms, or other comparable terminology. Forward-looking statements also include the assumptions underlying or relating to the foregoing statements. Actual results could differ materially from those anticipated in these forward-looking statements as a result of various factors, including those identified in the Company's recent filings with the Securities and Exchange Commission, including its recently filed Form 10-Q, and also including the uncertainty of new technologies; and the uncertainty regarding the technical and market demands for such technologies. All forward-looking statements included in this press release are based on information available to Rambus on the date hereof. Rambus assumes no obligation to update any forward-looking statements.
|
Related News
- Synopsys Enables the Next Wave of Design Innovation on Samsung's Latest Foundry Processes, 8LPP and 7LPP
- Rambus to Showcase Its High-Speed SerDes Portfolio at the TSMC 2016 Open Innovation Platform® Ecosystem Forum
- Rambus Cryptography Research Unveils Latest Release of DPA Workstation Analysis Platform
- Rambus Reveals Smart Data Acceleration Research Program
- Synopsys Continues Innovation Momentum with Latest IC Compiler II Release
Breaking News
- GUC Joins Arm Total Design Ecosystem to Strengthen ASIC Design Services
- QuickLogic Announces $6.575 Million Contract Award for its Strategic Radiation Hardened Program
- Micon Global and Silvaco Announce New Partnership
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
Most Popular
- Arm loses out in Qualcomm court case, wants a re-trial
- Micon Global and Silvaco Announce New Partnership
- Jury is out in the Arm vs Qualcomm trial
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- QuickLogic Announces $6.575 Million Contract Award for its Strategic Radiation Hardened Program
E-mail This Article | Printer-Friendly Page |