NVM OTP NeoBit in Maxchip (180nm, 160nm, 150nm, 110nm, 90nm, 80nm)
Analog Bits Launches PLL Products for Chinese Semiconductor Market
Focusing on enabling high-volume, low-cost SOC designs
Sunnyvale, CA, August 19, 2014 – Analog Bits, the semiconductor industry’s leading provider of mixed-signal IP (Intellectual Property) solutions, today announced availability of a new family of core-based PLL products designed specifically for use by China’s fast growing semiconductor community. Called C-PLL, for Core-PLL, these licensable PLL cores are an extension to the successful line Analog Bits’ well-proven line of TSMC IP products and are optimized for the high-volume and low-cost needs of the markets serviced by today’s semiconductor designers and manufacturers.
“Chinese semiconductor companies often focus on the highest volume markets and applications,” explained Mahesh Tirupattur, Analog Bits’ Executive Vice President. “As a consequence, they seek the lowest part cost – which is achieved by having minimal area. Our new C-PLLs have the smallest die size of any competing solution. Together with our no-royalty business model, this makes us the best solution for cost-sensitive devices in markets like IoT, Wearable Computing, and new Consumer and Industrial SoCs.”
With oscillator frequencies of up to 4GHz, members of the C-PLL product family are also as small as .01 sq. mm with power efficiency as low as 0.5mW/GHz – which also makes them ideal for powersensitive applications. Each has been productized on TSMC’s high-volume 28nm process node, which has a large market share around the world. The C-PLL cores are initially available on TSMC’s 28HPC and 28HPM process nodes and will be made available at other fabs as needed by customers. They will be available directly from Analog Bits, with downloadable design kits available. The product family will also be documented in both English and Chinese, to support the worldwide customer base.
“The Chinese GDP is projected to lead much of the rest of the world,” commented Rich Wawrzyniak, Senior Market Analyst with Semico Research. “Supporting that market with products tailored for those unique needs should be a winning idea.”
Analog Bits develops, delivers and supports industry-leading, mixed signal IP solutions. The current product portfolio includes energy-efficient and low-area SERDES, PVT sensors, ultralowjitter clocks, memory interfaces and I/O’s, available on every mainstream manufacturing process. Customers’ applications span a wide range including: high-volume consumer products, energyefficient servers and advanced telecommunications equipment - all leveraging Analog Bits’ highly differentiated IP products.
To access the C-PLL product information page in Chinese, visit www.analogbits.com/CPLL_chinese.htm.
To learn more about Analog Bits’ broad range of low-power, mixed-signal IP products including the new core-based PLLs, visit www.analogbits.com or email us at: info@analogbits.com
About Analog Bits:
Founded in 1995, Analog Bits, Inc. is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs. Our products include precision clocking macros such as PLLs & DLLs, programmable interconnect solutions such as multi-protocol SERDES and programmable I/O’s as well as specialized memories such as high-speed SRAMs and TCAMs. With billions of IP cores fabricated in customer silicon, from 0.35- micron to 14-nm processes, Analog Bits has an outstanding heritage of "first-time-working” with foundries and IDMs.
|
Related News
- Qualitas Semiconductor expands presence in chinese market through strategic partnership with chinese chip design company
- Analog Bits to Demonstrate Pinless PLL and Sensor IP in TSMC N4 and N5 Processes at TSMC 2022 North America Open Innovation Platform® Ecosystem Forum
- Analog Bits to Demonstrate Pinless PLL and Sensor IP's in TSMC N5 Process at TSMC 2022 North America Technology Symposium
- Analog Bits Provides Enabling IP for Graphcore IPU-Machine M2000
- Analog Bits and GLOBALFOUNDRIES Deliver Differentiated Analog and Mixed Signal IP for High-Performance Mobile and Compute Applications
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |