New standard cell and memory libraries at 28 nm from Dolphin Integration
Grenoble, France – August 25, 2014 -- Dolphin Integration are proud to announce the launch of a complete panoply of memories and standard cells at TSMC 28 nm HPM/HPC.
In order to meet the requirements of ultra low-power and cost-sensitive applications in this process, their expertise in Power Management Networks was instrumental for this new panoply.
The noticeable technological change, from 28 nm on, is the divergence of cell design for optimizing density versus power.
Thanks to this offering benefiting from the Better Than Flip-flops (BTF) capability of Spinner Cells, users can:
- Reduce their die cost thanks to ultra high density memory and standard cells, Single port RAM VENUS and library SESAME uHD-BTF
- Decrease their power consumption by up to 40% thanks to ultra low power standard cell library SESAME uLP-BTF and ultra low power memory SpRAM ORION
- Decrease drastically their leakage thanks to the “island construction kit” SESAME CLICK, designed to match both the potential of Power Management Networks and of the Battery Interface library: SESAME BIV and SpRAM NEPTUNE with ultra low leakage
Product type | Product name | Description | High density | Low Power | Low Leakage |
Single port RAM | SpRAM VENUS | SpRAM Generator optimized for ultra High-Density and low power (medium to large capacities) | *** | ** | ** |
Single port RAM | SpRAM NEPTUNE | SpRAM Generator optimized for ultra low leakage (small to medium capacities) | * | * | *** |
Single port RAM | SpRAM ORION | SpRAM Generator optimized for ultra low power (medium to large capacities) | ** | *** | ** |
One port register file | 1PRFile AURA | 1PRF Generator optimized for high density and high speed (small capacities) | *** | ** | ** |
Dual port RAM | DpRAM ERIS | 2PRF Generator optimized for high density and high speed (small capacities) | *** | ** | ** |
ROM | sROMet TITAN | ROM Generator optimized for high density and high speed (medium to large capacities) | *** | ** | ** |
Standard cell | SESAME uHD-BTF | 7-track standard cell library optimized for ultra high density | *** | ** | ** |
Standard cell | SESAME uLP-BTF | 7-track standard cell library optimized for ultra low power | ** | *** | *** |
Standard cell | SESAME BIV | 12-track standard cell library (using Thick oxide transistor) optimized for ultra low leakage and enabling a direct battery connection (from 3.3 V +/-10% down to 0.9 V +/-10%) | * | * | *** |
Island construction kit | CLICK | Power management cells for supporting multivoltage/multisupply designs | ** | * | *** |
For further information, feel free to email libraries@dolphin-ip.com
For more information about Dolphin Integration's product portfolio, please visit their catalog.
About Dolphin Integration
Dolphin Integration contribute to "enabling mixed signal Systems-on-Chip". Their focus is to supply worldwide customers with fault-free, high-yield and reliable kits of CMOS Virtual Components of Silicon IP, based on innovative libraries of standard cells, flexible registers and low-power memories. They provide high-resolution converters for audio and measurement, regulators for efficient power supply networks, application optimized micro-controllers.
They put emphasis on resilience to noise and drastic reductions of power-consumption at system level, thanks to their own EDA solutions missing on the market for Application Hardware Modeling as well as early Power and Noise assessment In addition strong experiences in ASIC/SoC design and fabrication, plus privileged foundry portal even for small or medium volumes, makes them a genuine one-stop shop covering all customers’ needs for specific requests.
|
Dolphin Design Hot IP
Related News
- Amazing improvement of power and density for RFID chips with standard cell libraries at 180 nm from Dolphin Integration
- Dolphin Integration announces even denser 6-Track standard cells to decrease power consumption at 180/130 nm
- Try and adopt Motu-Uta, the benchmark from Dolphin Integration for a fair evaluation of Standard Cell libraries
- Ultra high density standard cell library SESAME uHD-BTF to enrich Dolphin Integration's panoply at TSMC 90 nm eF and uLL
- Dolphin Integration announce the availability of new ROM TITAN and ultra low leakage standard cell library SESAME BIV at TSMC 55 nm LP eFlash
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |