Xylon announces Free designs for Xilinx Vivado Design Suite
Xylon announces Free designs for Xilinx Vivado Design Suite
September 1, 2014 -- Zagreb, Croatia -- Xylon today announced the immediate availability of three updated 2D and 3D Graphics Processing Unit (GPU) logicBRICKS reference designs for the most popular Xilinx® Zynq®-7000 AP SoC based development kits: ZC 702 and ZC706 from Xilinx, and ZedBoard™ from Avnet Electronics Marketing.
The updated reference designs are fully Xilinx Vivado® Design Suite compatible and provide system designers with everything they need to develop graphics on a display connected to the Zynq-7000 Ap SoC. Design deliverables include evaluation logicbRICKS IP cores and hardware design files, complete Linux OS image, software drivers, demos and documentation.
Screenshots from Some of the Provided Graphics Demos!
(Click image to enlarge!)
To download and learn more about these free logicBRICKS reference designs, please visit:
- logiREF-ZGPU-ZC702 Graphics Engine and Display Controller for the ZC702 kit
- logiREF-ZGPU-ZC706 Graphics Engine and Display Controller for the ZC706 kit
- logiREF-ZGPU-ZED Graphics Engine and Display Controller for the ZedBoard kit
|
Xylon Hot IP
Related News
- Xylon Releases the Reference logicBRICKS Graphics Processing Unit (GPU) Design for Xilinx Zynq-7000 AP SoC based inrevium Extension Microcontroller Card from Tokyo Electron Device, Ltd.
- Xylon Unveils 2D and 3D Graphics/HMI logicBRICKS Reference Designs for Xilinx Zynq-7000 ZC702 Evaluation Board
- Xilinx Brings Breakthrough to Vivado Design Tools with State-of-the-Art Machine-Learning Optimization for Accelerated Designs
- Renesas Electronics Collaborates with Xilinx on Versal ACAP Reference Designs
- Xilinx Delivers Broad Deployment of Dynamic Reconfiguration Technology
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |