Creonic Shows Live Demo of DVB-S2X IP Cores at IBC
Kaiserslautern, Germany, Sept. 11 2014 - Creonic GmbH, member of the DVB project, exhibits the world's first off-the-shelf IP cores for the new DVB-S2X standard in a live demo at the IBC exhibition from 12th to 16th of September in Amsterdam, the Netherlands. The live demo is shown on the DVB booth (Hall 1, Stand 1.D81) and comprises Creonic's DVB-S2X demodulator including timing recovery, synchronization of phase and frequency as well as LDPC and BCH decoder for forward error correction. The IP cores are scalable for coded throughputs of up to 800 Mbit/s and implemented in a Xilinx FPGA. They cover the whole digital signal processing required for data transmission or video broadcasting via DVB-S2X.
As a member of the DVB consortium, Creonic has followed the standardization process closely. DVB-S2X provides lower roll-off factors as well as additional modulation levels (64-APSK, 128-APSK, and 256-APSK). The DVB-S2X Forward Error Correction (FEC) has been extended to include new LDPC/BCH codes that allow more efficient use of existing satellite transmission channels.
The Creonic DVB-S2X demodulator and decoder IP cores have been built using the company’s proven DVB-S2 cores as a starting point, delivering the highest possible throughput per unit area and forward error correction performance. Both cores are supplied for FPGA and ASIC technologies, as either pre-compiled netlists or as source code.
Visit the DVB-S2X demodulator product page...
Visit the DVB-S2X LDPC/BCH decoder product page...
About Creonic
Creonic is an ISO 9001:2008 certified provider of ready-for-use IP cores for communications systems design and for complex signal processing functions such as forward error correction (LDPC and Turbo coding), synchronization, and MIMO. Creonic’s product portfolio covers standards that include DVB-S2, DVB-RCS2, DVB-C2, WiFi, WiGig, and UWB. These cores are applicable for ASIC and FPGA designs. For more information, please visit www.creonic.com.
|
Creonic Hot IP
Related News
- Creonic Expands Satellite IP Core Portfolio with DVB-S2X Multi-Carrier Demodulator
- Creonic Introduces NCR Processor IP Core for DVB-S2X/DVB-RCS2 Satellite Communication
- Creonic Offers High-throughput Single-chip DVB-S2X Satellite Modem for Zynq UltraScale+ RFSoC
- Creonic Starts Wideband Satellite Initiative with Launch of New DVB-S2X IP Cores
- Creonic to Provide Full DVB-S2X Transmitter and Receiver IP Core Solution
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |