IP Subsystems in SoCs in Americas will grow to $340.5M by 2017, Says Semico Research
September 16, 2014 --In the last 10 years, the semiconductor industry has undergone a considerable amount of change driven by the need to increase integration to meet rising customer expectations of performance and functionality. In the System-on-Chip (SoC) market this has been accomplished by the increasing use of discrete 3rd Party Semiconductor Intellectual Property (SIP) blocks of all types to aid SoC designers in crafting ever more complex silicon solutions.
The IP subsystem is a new method designers will employ to infuse the right level of complexity and functionality to meet quickly changing market requirements without experiencing a corresponding increase in design costs or design cycle time. A new research report from Semico, The IP Subsystems Market: Evolution Continues and Momentum Builds, forecasts that the basic SoC IP subsystems segment will reach 351.1M units by 2017.
"Most of these evolutionary forces are driven by the need to integrate more functionality in fewer devices at the system level and in ever-smaller system footprints," says Rich Wawrzyniak, Senior Analyst. "One method to accomplish this is through the use of 3rd Party SIP. However, as design costs and time-to-market pressures mount on SoC designers, it is becoming more difficult for these designers to accomplish their tasks in a timely and cost-effective manner. This then sets the stage for the next evolutionary leap with the introduction of the IP subsystem. "
Key findings of this new research include:
- The Americas market will experience strong growth over the forecast period to $340.5M by 2017.
- The IP subsystems market will reach a CAGR of 30.7% through 2017.
- The Chinese market will have a CAGR of 32.2% through 2017.
- Value Multicore SoCs are the second-largest user of IP subsystems, reaching a CAGR of 15.3% by 2017.
Semico Research's new report, The IP Subsystems Market: Evolution Continues and Momentum Builds, is an extensive analysis of 10 IP subsystem categories and what role they will play in the SoC market. The 10 categories include:
- Memory
- Computing
- Communication
- Storage
- Security
- Multi Media
- System Resource Management
- Video
- Sensors & Controllers
- Audio
Other data contained in the report:
- 6 SoC product types by design start and process geometry
- Actuals for all subsystem categories, applications, unit shipments and design starts for 2010 - 2012 and forecast data for 2013 - 2017
- Profiles of the different business models currently in play in this market
- Analysis of historic trends that have come together to create the IP subsystem market and a view towards how the future will evolve
- A list of 14 IP subsystem vendors and their products including: Advance Tech Marketing / Chip Start, Analog Bits, Andes Technology, Authentec (INSIDE Secure), Cadence, CAST, Ceva, Elliptic Technologies, IPextreme, Mobiveil, Posedge, Sonics, Synopsys, and Tensilica (acquired by Cadence)
The report includes a Word Document and an accompanying Excel spreadsheet.
For More information, contact Rick Vogelei.
Phone: (480) 435 - 8564
Email: rickv@semico.com
About Semico
We are a semiconductor marketing & consulting research company located in Phoenix, Arizona.
Semico was founded in 1994 by a group of semiconductor industry experts. We have improved the validity of semiconductor product forecasts via technology roadmaps in end-use markets.
Semico offers custom consulting, portfolio packages, individual market research studies and premier industry conferences.
|
Related News
- ASIC Design Start Market Expected to Grow 7.1% in 2014, Says Semico Research
- The System(s)-on-a-Chip (SoC) Market to Reach a 7.7% CAGR through 2021, says Semico Research
- Market for Power Semiconductors in Automotive to Rev Up by $3 Billion by 2022, IHS Markit Says
- Semiconductor IP Market to Exceed $8 Billion by 2020, According to Semico Research
- Total Analog Revenues for 2014 Expected to Reach over $43 Billion, Says Semico Research
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |