Cadence's Rowen Forecasts Processor Design Split
Peter Clarke (Electronics360)
22 September 2014
Chris Rowen, CTO of the IP Group at Cadence Design Systems Inc. (San Jose, Calif.), has developed a vision of how system-on-chip architecture is evolving in the era of the Internet of Things and has concluded that processor architectures will become more diverse and their design style will bifurcate into least two major categories. Rowen added that this vision is driving future product development at Cadence.
One example is that neural network processor architecture is being worked on at Cadence as part of research into how much diversity is required to serve the market, Rowan said. However, he added that there at present no plans or timetable for the introduction of a configurable neural network processor IP block.
E-mail This Article | Printer-Friendly Page |
Related News
- ARM and Cadence Partner to Implement Industry's First Cortex-A57 64-bit Processor on TSMC 16nm FinFET Process
- Nufront's Third-Generation Mobile Applications Processor Powered by Cadence DDR3/3L/LPDDR2 Memory Interface IP Solution
- Cadence Aligns Capabilities for Consumer and Mobile Applications to Support ARM's Cortex-A8 Processor
- Fractile Licenses Andes Technology's RISC-V Vector Processor as It Builds Radical New Chip to Accelerate AI Inference
- Arm, ASE, BMW Group, Bosch, Cadence, Siemens, SiliconAuto, Synopsys, Tenstorrent and Valeo commit to join imec's Automotive Chiplet Program
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards