Cadence's Rowen Forecasts Processor Design Split
Peter Clarke (Electronics360)
22 September 2014
Chris Rowen, CTO of the IP Group at Cadence Design Systems Inc. (San Jose, Calif.), has developed a vision of how system-on-chip architecture is evolving in the era of the Internet of Things and has concluded that processor architectures will become more diverse and their design style will bifurcate into least two major categories. Rowen added that this vision is driving future product development at Cadence.
One example is that neural network processor architecture is being worked on at Cadence as part of research into how much diversity is required to serve the market, Rowan said. However, he added that there at present no plans or timetable for the introduction of a configurable neural network processor IP block.
E-mail This Article | Printer-Friendly Page |
Related News
- ARM and Cadence Partner to Implement Industry's First Cortex-A57 64-bit Processor on TSMC 16nm FinFET Process
- Nufront's Third-Generation Mobile Applications Processor Powered by Cadence DDR3/3L/LPDDR2 Memory Interface IP Solution
- Cadence Aligns Capabilities for Consumer and Mobile Applications to Support ARM's Cortex-A8 Processor
- MosChip selects Cadence tools for the design of HPC Processor "AUM" for C-DAC
- AST SpaceMobile and Cadence Collaborate to Advance the World's First and Only Planned Space-Based Global Cellular Broadband Network
Breaking News
- Micon Global and Silvaco Announce New Partnership
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition