Sibridge Technologies' USB 3.0 IP solution adopted by Tier-1 companies
- Solution includes USB 3.0 Host, USB 3.0 Device, USB 3.0 Verification IP and USB 3.0 Drivers
- Controller of choice for ASIC and FPGA implementations
Santa Clara, CA -- September 23, 2014 -- Sibridge Technologies, a leading provider of Design and Verification IPs, with expertise in ASIC/SoC Design, Verification and Embedded solutions, today announced the adoption of its comprehensive USB 3.0 solutions including SSIC and SRIOV features with Tier-1 companies. The solutions includes USB 3.0 Host, USB 3.0 Device, USB 3.0 Verification IPs and USB 3.0 device drivers. As a leading provider of IP leveraged solutions for over 7 years, Sibridge Technologies has enabled multitude of customers with first-time-right silicon success. Sibridge Technologies’ comprehensive USB 3.0 solutions easily integrates with the customer designs and is backed with professional and prompt technical support. The solution enables customers from design implementation in cutting edge SoCs to pre-silicon software development.
“We are one of the few IP solutions houses that provide complete solution for USB 3.0 which includes host, device, Verification IPs and Device Drivers. Tier-1 customers have licensed our solutions and we have a healthy pipeline of opportunities worldwide. Apart from completeness of our solution, our customers are happy with the swift technical support system that we provide.” said Rajesh Shah, CEO, Sibridge Technologies.
USB3.0 Host and Device Controller designs are high performance, low gate count IPs designed for SuperSpeed USB implementations. Parameterized design and layered architecture of these IPs make them best suitable for both ASIC and FPGA applications providing easy configurability and integration. Both xHCi compliant USB3.0 Host and USB 3.0 device controllers are backward compatible with USB2.0 and have support for and PIPE/SSIC/LPI/HSIC interface on link side along with AMBA-AHB/AXI, MMIO interface on system side. The USB 3.0 Host controller additionally has support for SRIOV. The USB 3.0 device controller provides support for up to 15 IN and 15 OUT endpoint configurations. As a part of USB SuperSpeed solutions roadmap, Sibridge Technologies plans to shortly announce the availability of USB 3.1 with Hub support. USB 3.0 Verification IP supports all major simulators, UVM/OVM/VMM/custom methdologies that allow customers to very quickly validate the designs at block, module and SoC level. The USB 3.0 drivers allows software developers to begin development well ahead of time significantly reducing the product design cycle.
About Sibridge Technologies
Sibridge Technologies provides innovative value-added IP-based solutions for design, verification, and embedded systems development to worldwide semiconductors and electronic product companies. The company offers a unique blend of three critical components in the development of SoCs: design and verification IP portfolios; strong chip design, integration, and verification expertise; embedded systems hardware & software design and validation for streaming media, wireless, and networking applications. The company is based in Santa Clara, CA and has additional design centers in Ahmedabad and Bengaluru in India. For more information please contact marcom@sibridgetech.com or visit http://www.sibridgetech.com
|
Related News
- Brite Semiconductor, Naneng Microelectronics and Corigine Collaborate to Release Complete USB 3.0 IP Solution
- Synopsys Delivers Industry's First Verification IP for USB Power Delivery 3.0
- Silicon Line Announces the World's First 10 Gbps Transceiver for USB 3.0 and USB 3.1 Active Optical Cables
- Peraso Demonstrates World's First WiGig USB 3.0 Adaptor at CES 2015
- Synopsys' New Silicon-Proven DesignWare USB 3.0 and USB 2.0 femtoPHY IP Cut Area by 50 Percent
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |