Virage Logic Targets Internet Infrastructure and Networking Applications with Multi-megabit Memory

SRAM Megabit Embedded Memory Leads Market in Area, Speed and Reliability

Fremont, CA - July  15,  2002, Virage Logic Corp. (Nasdaq: VIRL), a global leader in embedded memory, today announced its Self-Test and Repair (STAR) high-density (HD)-8M single port (SP) embedded SRAM memory for high-bandwidth applications such as communication and networking products for Internet infrastructure applications. As part of Virage Logic's Re-configurable STAR Memory System, the memory improves overall yield of a system-on-chip (SoC) without sacrificing area, speed or power, while integrating large memories.

According to Krishna Balachandran, director of product marketing at Virage Logic, "In order for customers to ramp to volume very quickly, we need to address the entire design spectrum and offer solutions for test and repair of embedded memories for ultra-large SRAMs that are embedded in today's designs." He continued, "By using the smallest commercially available bit cell in the industry and adding a differentiated redundancy scheme to our new memory offering, we are delivering the densest embedded SRAM for cost-effective integration of large memories in 0.13-micron process technology."

Because designers want large amounts of memory on-chip, utilizing a high-density architecture is key. Leveraging Taiwan Semiconductor Manufacturing Company's (TSMC) (NYSE: TSM) ultra high-density bit cell design in 0.13-micron process technology, Virage Logic can optimize the area up to 20 percent as compared to other high-density SRAM architectures. In addition, the STAR HD-8M SP SRAM can increase data throughput by 20 percent through efficiencies in the frequency of operation. This is achieved through the memory's pipelined architecture. Pipelining divides the read operation into stages enabling the overall speed of the memory operation not to be adversely affected when memories get larger. Multiple reads can be queued up or pipelined, allowing the data to be available on every cycle of the memory's data bus.

"Virage Logic's innovative redundancy scheme and pipeline architecture means that TSMC customers can configure multi-megabit memories optimized to fit their applications," said Kurt Wolf, director of IP and library marketing for TSMC. "As requirements for embedded memory continue to climb, the STAR HD-8M SP SRAM is a welcome addition to TSMC's 0.13-micron process technology for advanced SoC designs."

Through the use of its proprietary technology, Fluid Column Redundancy, Virage Logic can disconnect defective sections of columns in each bank of the memory. Typically, memories are designed into different banks. This enables the redundant column to quickly repair the defects in a particular section of the bank, thus maximizing the repair of manufacturing defects. Because of this breakthrough, the new product is targeted to improve the overall yield of the memory, and enable a more reliable end product. This repair architecture differentiates itself from other methods such as Error Checking and Correction (ECC) because by eliminating the defective column instead of bypassing it, excess leakage current over time will be prevented and the memories will not fail in the field due to latent defects

Availability and Pricing

The STAR HD-8M SP SRAM is available on TSMC's 0.13-micron process. This memory is available as part of the Re-configurable STAR Memory System with prices starting at $200,000 (U.S. list price)

About Virage Logic

Virage Logic (Nasdaq: VIRL) is a global leader in embedded memory for SoC applications. To meet customer design goals with the highest level of quality, Virage Logic products are silicon proven and production ready, and optimized for area, power and speed. These products include embedded memory cores, as well as software tools and custom memory design services. The company's customers include fabless semiconductor companies who use pure-play foundries and other semiconductor companies. The company has over 200 employees and is located at 46501 Landing Pkwy., Fremont, Calif., 94538. Telephone: (877) 360-6690 (toll free) or (510) 360-8000. Fax: (510) 360-8099.

> SAFE HARBOR STATEMENT FOR VIRAGE LOGIC UNDER THE PRIVATE SECURITIES LITIGATION REFORM ACT OF 1995:

Statements made in this news release other than statements of historical fact are forward-looking statements, including, for example, statements relating to Virage Logic's business outlook, new products and new relationships. Forward-looking statements are subject to a number of known and unknown risks and uncertainties, which might cause actual results to differ materially from those expressed or implied by such statements. These risks and uncertainties include Virage Logic's ability to maintain and develop new relationships with third-party foundries, adoption of technologies by semiconductor companies and increases in the demand for their products, the company's ability to overcome the challenges associated with establishing licensing relationships with semiconductor companies, the company's ability to obtain royalty revenues from customers in addition to license fees, business and economic conditions generally and in the semiconductor industry in particular, competition in the market for embedded memories and other risks including those described in the Company's Annual Report on Form 10-K for the period ended September 30, 2001, filed with the Securities and Exchange Commission (SEC) on December 19, 2001, and in Virage Logic's other periodic reports filed with the SEC, all of which are available from Virage Logic or from the SEC's website (www.sec.gov), and in press releases and other communications. Virage Logic disclaims any intention or duty to update any forward-looking statements made in this news release.

All trademarks and copyrights are property of their respective owners and are protected therein.

Contact Virage Logic Fill out this form for contacting a Virage Logic representative. Your Name: Your E-mail address: Your Company address: Your Phone Number: Write your message: