Silicon-Proven Mixed Signal IP Products on 16nm FinFET
Analog Bits offers validated IP on TSMC’s most advanced process
San Jose, CA -- September 30, 2014 – Analog Bits, the semiconductor industry’s leading provider of mixed-signal IP (Intellectual Property) solutions, today disclosed working test-chips based upon their new Mixed Signal Design Kits on TSMC’s latest 16nm FinFET process.
Related |
TSMC CLN20SOC 20nm Clock Generator PLL - 700MHz-3500MHz ![]() High-Speed, Wide-Range Digital PLL in TSMC 40LP ![]() |
These Design Kits were created to de-risk and accelerate customers’use of mixed-signal technology, such as SERDES, PLLs and Sensors in advanced SOCs. Silicon validation through early tapeouts and rigorous testing, means customers can confidently design SOCs using Analog Bits’ industry-leading, low power IP solutions.
“While 16nm FinFET is being prepared for volume production, we have worked closely with TSMC and our customers on early tapeouts and testing,” commented Mahesh Tirupattur, Analog Bits’ Executive Vice President. Our low-power IP is a significant differentiator for 16nm SoCs. We have a strong reputation for IP products that work the first time and also enable key differentiation including the earliest adoption by customers at new nodes. We now have IP tested on TSMC’s newest 16nm FinFET process and have products ready for customer tape-outs.“
Analog Bits’ 16nm Mixed Signal Design Kits, as well as Design Kits for other processes, are ready now for customer delivery and use. Contact Analog Bits for detailed information and pricing.
Analog Bits develops, delivers and supports industry-leading, mixed signal IP solutions. The current product portfolio includes energy-efficient and low-area SERDES, PVT sensors, ultralow-jitter clocks, memory interfaces and I/O’s, available one very mainstream manufacturing process. Customers’applications span a wide range including: high-volume consumer products, energy-efficient servers and advanced telecommunications equipment - all leveraging Analog Bits’ highly differentiated IP products.
To learn more about Analog Bits’ broad range of low-power, mixed-signal IP products including our differentiating SERDES IP, visit www.analogbits.com
About Analog Bits:
Founded in 1995, Analog Bits, Inc. is the leading supplier of mixed-signal IP witha reputation for easy and reliable integration into advancedSOCs. Our products include precision clocking macros such as PLLs & DLLs, programmable interconnect solutions such as multi-protocol SERDES and programmable I/O’s as well as specialized memories such as high-speed SRAMs and TCAMs. With billions of IP cores fabricated in customer silicon, from 0.35-micron to 14-nm processes, Analog Bits has an outstanding heritage of "first-time-working” with foundries and IDMs.
|
Related News
- Analog Bits Showcases Silicon of Analog and Mixed Signal IP Products on TSMC N7 Process Targeting Automotive Grade with Split Corner Lots and PVT Characterization Results Available
- Analog Bits and GLOBALFOUNDRIES Deliver Differentiated Analog and Mixed Signal IP for High-Performance Mobile and Compute Applications
- Analog Bits Announces Mixed Signal Design Kits for 7nm at TSMC Technology Symposium
- Synopsys Announces Immediate Availability of Broad Portfolio of Silicon-Proven IP for TSMC 16-nm FinFET Plus Processes
- Analog Bits Leads the Industry with New Mixed Signal IP Products
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |