Maxim Preps Asynchronous MCU Core
Peter Clarke, Electronics360
06 October 2014
Maxim Integrated Products Inc. (San Jose, Calif.) is working on its own design of 16bit RISC processor core in an asynchronous logic, or clockless, format for the sake of power saving.
The core is intended for use in low power microcontrollers will be a version of Maxim's MaxQ 16bit RISC core. The core will run clockless but will have clocked peripheral circuits and I/O, the company said. The R&D is being done in Dallas, Texas, under Dan Loomis, vice president responsible for medical, energy and embedded security business unit.
Excepting one or two instances asynchronous or clockless logic appears to have fallen out of favor in recent years with R&D efforts on extreme power saving turning instead to clocked logic run at near- or sub-threshold voltages.
However, Maxim has joined such companies as Wave Semiconductor Inc. (Sunnyvale, Calif.) and Tiempo SA (Grenoble, France). The original argument in favour of asynchronous logic was that it could save power compared with equivalent clocked circuits but problems with testing of asynchronous circuits performance variability against temperature seemed to weigh against usage.
E-mail This Article | Printer-Friendly Page |
Related News
- Ceva Embedded AI NPUs Gain Traction in AIoT and MCU Markets, with Multiple Customer Wins and Enhanced AI Software Studio
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- GigaDevice Semiconductor expands its Arm MCU product roadmap through Arm Total Access
- Ceva Bluetooth Low Energy and 802.15.4 IPs Bring Ultra-Low Power Wireless Connectivity to Alif Semiconductor's Balletto Family of MCUs
- High-Speed Data Transmission Enhanced by 28nm JESD204B Tx PHY & Controller IP Cores Licensed for MCU Applications
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X