UltraSoC granted patent on USB based debug interface
CAMBRIDGE, United Kingdom -- October 2, 2014 – UltraSoC Technologies Ltd announced today that it had been granted patents for its pioneering debug hub. This innovation enables a single physical chip interface, such as USB or PCIe, to be used simultaneously for normal system communications and for the purpose of debugging and on-chip analytics. IP for 2.0 is already licensable and is under development for USB 3.x and PCIe.
The major advantages of using USB, or similar, is that, unlike dedicated debug interfaces such as JTAG, they are readily accessible in the final form of products like smartphones and do not require any additional chip pins in order to provide high-performance access. The unique approach requires no changes to the software at either end of connections like USB. This not only enables chip suppliers to debug their devices, but also provides the OEM with the crucial ability to enhance their product’s performance and power through advanced on-chip analytic applications.
Dr Andrew Hopkins, Chief Technology Officer of UltraSoC, said, “The recently granted patents further demonstrate the novelty and inventiveness of the UltraDebug® silicon-IP platform. UltraDebug® has been designed holistically for the whole-system, comprising the IP components needed to understand even the most complex interactions, which can now be partnered with the advanced off-chip connectivity needed”
UltraSoC’s Graham Pink said, “This can revolutionise the process of product debug, which is often a struggle for an OEM, where normally the only way to solve a problem is to rip apart the product and try to access the hidden test pins on the various devices squeezed together on a PWB. Now you can do this by plugging in a USB cable”.
About UltraSoC Technologies
UltraSoC Technologies, which is backed by Octopus Investments, is pioneering advanced debugging and on-chip analytic technology for the embedded systems used in everyday products from cars to smartphones. The Company has developed universal debug IP, UltraDebug®, capable of supporting any silicon device from any semiconductor vendor. It will facilitate the increasingly complex system-on-chips (SoCs) required to enable the functionality and performance of sophisticated electronic products.
For more information please visit www.ultrasoc.com
About Octopus Investments
Octopus is a venture capital investor who backs talented people with the potential to build big businesses. Our focus is on identifying entrepreneurs and fast growth companies that can scale explosively to create, transform or dominate an industry. The Ventures team has a proven track record of helping build exceptional global businesses, including Zoopla Property Group, Secret Escapes, SwiftKey, graze.com and YPlan.
The Ventures team is part of Octopus Investments, one of the UK’s fastest growing investment management companies specialising in smaller company investing, with more than £3.5 billion of assets under management.
For more information visit www.octopusinvestments.com
|
Related News
- UltraSoC announces industry-first "debug over USB" capability for complex SoCs
- Apple patent describes combo interface
- USB 3.0 IP, MIPI D-PHY v1.2 IP, Display Port v1.4 IP, 1G Ethernet IP, the Best-Selling Interface IP Cores solutions through T2M in 2022
- Enhance your High-Density data processing capabilities to new heights with the USB 3.2/ PCIe 3.1/ SATA 3.2 Combo PHY IP Core interface in 28HPC+/HPC process technology
- GOWIN Semiconductor USB 2.0 PHY Interface and Device Controller IPs Achieve USB-IF Certification
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |