eInfochips improves reliability for automotive components with CAN 2.0 Verification IP
Introduces CAN 2.0 VIP with reusable ISO/DIS 16845 compliance suite, reduces SOC and ASIC test development time by 80%
Ahmedabad -- October 14, 2014 -- eInfochips, a leading engineering R&D services and solutions company has announced the availability of the CAN 2.0 Verification IP (VIP) to improve reliability of automotive telemetry and control. The eInfochips CAN 2.0 VIP is a plug-and-play solution for robust and standards compliant devices (FPGA, ASIC and SoC implementation) on automotive and industrial applications. Combined with the reusable ISO/DIS 16845 compliance suite, the solution will accelerate test cycles by up to 80%, while improving the test confidence.
Ad |
Simulation VIP for AMBA LPI CAN Verification IP CAN Bus Controller (Controller Area Network) MultiCAN Controller |
Parag Mehta, the Chief Marketing and Business Development Officer at eInfochips said, “We are committed to bring performance and confidence to the next generation of Automotive SOCs. The CAN 2.0 VIP will eliminate corner-case failures to improve road safety and automobile reliability.”
CAN (Controller Area Network) is the ISO-11898 bus standard designed to allow devices to communicate with each other without a host computer. CAN bus is a message-based protocol, designed specifically for automotive applications but now also used in other areas such as aerospace, maritime, industrial automation and medical equipment.
eInfochips CANBUS 2.0 VIP
The eInfochips CAN 2.0 VIP is available on System Verilog for integration into custom verification environments, and also on leading verification methodologies – OVM, VMM and UVM. The VIP supports functional coverage for checkers to ensure the IP/RTL behaviour is continuously monitored. For faster debug cycles, eInfochips CAN 2.0 VIP has features such as TRANCASTION TRACKER and BANDWIDTH MONITOR.
The verification IP currently supports CAN 2.0 A, CAN 2.0 B, and CAN 2.0 AB. Support for CAN FD 1.0 and TTCAN is planned for Dec 2014. The complete feature set and specifications data sheet can be found here.
eInfochips VIP Development and Verification Practice
eInfochips has developed 32 complex VIPs for top global EDA companies and end-customers. Their experience includes VIPs for the latest high-speed and low-power protocol standards, like MIPI, SERDES, USB 3.0, DDR3, HDMI and eMMC. Today, eInfochips has contributed to VIPs that are deployed by hundreds of customers to bring confidence to their ASIC, SOC and FPGA designs.
About eInfochips
eInfochips is a global product innovation partner recognized for technology leadership by Gartner, Frost & Sullivan, NASSCOM and Zinnov. eInfochips has contributed to 500+ products for top global companies, with more than 10 million deployments across the world.
|
Related News
- eInfochips improves reliability for avionics systems with new ARINC 429 Verification IP
- eInfochips shortens verification cycles and improves reliability for ASIC and SoC designs with Verification IPs
- CAN 2.0 and LIN 2.2 Controller IP Cores with ASIL B, C and D packages for High-End Automotive and Consumer Applications
- PLDA Announces a Unique CXL Verification IP Ecosystem, Delivering Robust Verification That Reduces Time-to-Design for CXL 2.0 Applications
- Avery Design Announces CXL 2.0 VIP
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |