5V Library for Generic I/O and ESD Applications TSMC 12NM FFC/FFC+
Tamba Releases New Ultra-Low Latency Ethernet Cores for Xilinx UltraScale 20nm FPGA - Lowest Latency Achieved on an FPGA Device
Feature Industry’s Lowest Ethernet latency achieved on an FPGA, Smallest Footprint, Superior Power.
Petaluma, California -- October 22, 2014 -- Tamba Networks, a leading provider of IP and services used to accelerate innovation in chips and electronic systems, today announced the availability of version 2 of its Ethernet IP products for use on Xilinx, Inc. (NASDAQ: XLNX) Virtex® UltraScale™ devices. This latest release delivers new performance enhancements that further increase the latency and size gap between existing IP available from other vendors.
In recent years latency has become a key differentiator for financial markets firms attempting to reduce tick to trade latency, as well as for networking companies designing silicon or hardware ethernet switches for data centers. As such low latency is one of the frequent key criteria for customers using Tamba IP, where in many cases, Tamba cores are approaching the theoretical minimum latency possible. In addition, when multiple cores need to be instantiated in a single device such as a silicon ethernet switch, a client will benefit from huge gate count reduction by virtue of the extremely small size of the cores. Lastly the cores are incredibly flexible to allow ease of integration into a customer’s design, as well as allowing the cores to be latency optimized to any speed silicon fabric.
Tamba products include:
- Ethernet MAC & PCS at all speeds - 1G, 2.5G, 10G, 20G, 40G, 100G, 200G, 400Gbps
- Interlaken Cores - up to 1,000Gbps, up to 32 lanes, up to 28Gbps/lane
- Channelized, multi-rate Ethernet cores which can switch rates in a running system.
- Latency performance Xilinx Virtex® UltraScale™ -2 mid speed grade
- 100GE - under 100nS round trip latency for MAC and PCS.
- 40GE - under 63nS round trip latency for MAC and PCS.
- 10GE - under 42nS round trip latency for MAC and PCS.
Compliance with Ethernet standards:
Full MAC layer and Reconciliation sub-layer implementation compliant with IEEE802.3
Availability & Resources
Tamba Networks version 2 Ethernet cores are available now. Customers with a current maintenance agreement can access the new cores by contacting local sales. Available for any ASIC process node, and for several FPGA vendors. Tamba provides free evaluation cores, which customers can test, simulate or synthesize in their environment, before purchasing.
About Tamba IP products
The portfolio includes IP solutions consisting of a complete family of silicon-proven soft Ethernet and Interlaken cores. With a robust IP development methodology, extensive investment in quality, IP prototyping, and comprehensive technical support, Tamba enables designers to accelerate time-to-market and reduce integration risk, with performance that is absolutely unmatched in the marketplace. Learn more at http://www.tambanetworks.com/products/
About Tamba Networks:
Tamba Networks, a developer of Low-Latency, low gate count Networking Solutions for ASICs, and FPGAs, is revolutionizing the design of next generation communications equipment with its Intellectual Property (IP) Cores. Learn more at http://www.tambanetworks.com/
|
Related News
- Aldec and Tamba Networks Release Ultra Low Latency Ethernet Solution for UltraScale+ FPGA at The Trading Show 2018
- Chevin Technology releases 25G Ultra Low Latency MAC/PCS for Xilinx Virtex UltraScale FPGAs
- Alpha Data has partnered with Chevin Technology to support low latency 10G Ethernet and UDP offload IP on the ADM-PCIE-KU3 Accelerator board with Xilinx Kintex Ultrascale FPGA
- Bluespec, Inc. Releases Ultra-Low Footprint RISC-V Processor Family for Xilinx FPGAs, Offers Free Quick-Start Evaluation.
- CAST Introduces Ultra-Low Latency TSN Ethernet Switch IP Core
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |